78dad3e89b
Merge pull request #1279 from freechipsproject/ipxact_descs
...
More IP-XACT-like RegFieldDesc
2018-03-14 06:46:00 -07:00
4e11491531
Merge remote-tracking branch 'origin/master' into ipxact_descs
2018-03-13 09:26:47 -07:00
1c1b6e8ffe
Merge pull request #1282 from freechipsproject/revert_debug_flags
...
Revert "Debug: don't need to fully populate flags array"
2018-03-13 09:09:39 -07:00
d00a0bba32
Revert "Debug: don't need to fully populate flags array"
...
This reverts commit 197699b93a
2018-03-12 21:29:55 -07:00
59d5e61366
regmapper: refactor how json is emitted
2018-03-12 08:24:36 -07:00
ea89259dd4
RegFieldDesc: reserved omits ()
2018-03-12 08:24:36 -07:00
15e058e3da
RegFieldDesc: change how reserved is indicated
2018-03-12 08:24:36 -07:00
d889a0ca16
RegFieldDesc: add volatile to cause reg in BUE
2018-03-12 08:24:36 -07:00
e0c3c63826
RegFieldDesc: Update the .bytes method to emit reserved register fields
...
instead of applying the same description to the registers that it doesn't
actually do anything with (the padding registers)
2018-03-12 08:24:36 -07:00
0fcacd37df
RegFieldDesc: mark some more registers as volatile
2018-03-12 08:24:36 -07:00
7458378a4a
RegFieldDesc: Update reg field descs to be more correct for devices.
2018-03-12 08:24:36 -07:00
3063fd1b46
RegFieldDesc: update DescribedReg to suppot new features
2018-03-12 08:24:36 -07:00
2f239f2a9a
RegFieldDesc: Add more features to support more IP-XACT like descriptions & emit them in the JSON
2018-03-12 08:24:36 -07:00
e07b37c7ad
Merge pull request #1186 from edcote/patch-1
...
Update TestDriver module to support FSDB
2018-03-11 11:40:25 -07:00
d3c16258fd
Merge pull request #1280 from freechipsproject/reg-desc-anno
...
util: use chisel3.core.dontTouch
2018-03-10 19:50:54 -08:00
0e0963d360
util: use chisel3.core.dontTouch
2018-03-10 17:04:46 -08:00
99862942fe
Merge pull request #1276 from freechipsproject/reg-desc-anno
...
sbt: bump json4s-jackson to 3.5.3
2018-03-08 19:04:23 -08:00
1b93b27da4
util: restore dontTouch annotation; Chisel's is broken on 0 element Aggregates
2018-03-08 16:12:15 -08:00
933f2ce958
Bump riscv-tools for riscv-fesvr submodule ptr fix ( #1275 )
...
The riscv-fesvr submodule was pointing at my local version, oops. This
corrects that in an updated version of riscv-tools.
Signed-off-by: Schuyler Eldridge <schuyler.eldridge@ibm.com >
2018-03-08 14:27:51 -08:00
d6e2c1a73f
more != wire deprecations
2018-03-08 12:36:51 -08:00
32592377c6
sbt: bump json4s-jackson to 3.5.3
2018-03-08 12:31:52 -08:00
8bb397a1b9
Fix VCS argument parsing ( #1266 )
...
* Add +permissive/+permissive-off for VCS args
This adds guards around Verilog/VCS options for VCS calls with HTIF's
new `+permissive`/`+permissive-off` options. This enables HTIF to
permissively parse all options inside one of these guards while not
erroring on unknonw commands. This is necessary for VCS, unlike with the
emulator, as HTIF is giving all commands as opposed to only host and
target arguments (like with Verilator/emulator.cc).
* Bump riscv-tools for fesvr VCS fix
* Bump riscv-rools/riscv-fesvr (VCS stderr fix)
Fixes #1266
Signed-off-by: Schuyler Eldridge <schuyler.eldridge@ibm.com >
2018-03-07 22:59:04 -08:00
7d146f3401
Merge pull request #1273 from freechipsproject/no_jtag_vpi
...
Deprecate JTAGVPI
2018-03-07 14:50:26 -08:00
ef7a6115b7
vsim: don't need VPI without JTAGVPI
2018-03-07 10:58:09 -08:00
15dc7f6760
JTAGVPI: remove it from Chisel as it is unused
2018-03-07 10:55:45 -08:00
42e614550c
JTAGVPI: remove it in favor of remote bitbang
2018-03-07 10:53:49 -08:00
64b707cbb6
Bump Chisel and FIRRTL for annotations refactor ( #1261 )
...
Also brings in an autoclonetype enhancement and some bug fixes
2018-03-07 10:22:38 -08:00
d0b46c5b8f
Align RoCCIO with new cloneType ( #1270 )
...
- Aligns RoCC with #1232 .
- Fixes #1268 .
Signed-off-by: Schuyler Eldridge <schuyler.eldridge@ibm.com >
2018-03-06 17:53:51 -08:00
f1bd9c99aa
Merge pull request #1262 from freechipsproject/beu-regfield
...
Add BusErrorUnit RegFieldDesc
2018-03-06 12:31:00 -08:00
f00e9576e3
Merge pull request #1263 from freechipsproject/sim_jtag_reset
...
SimJTAG: make the reset/init connectivity more flexible.
2018-03-06 11:28:51 -08:00
b669fb3d6a
Merge remote-tracking branch 'origin/master' into beu-regfield
2018-03-06 11:04:17 -08:00
2a0e67ab15
Merge pull request #1267 from freechipsproject/plic_source_0
...
PLIC: Update RegFieldDesc: source 0 is different
2018-03-06 11:03:26 -08:00
a3d99e5ba2
DescribedReg: fix some imports
2018-03-06 11:02:10 -08:00
a20998e215
SimJTAG: fix verilog typo
2018-03-05 16:27:17 -08:00
8856953905
DescribedReg: move to regmapper
2018-03-05 16:12:14 -08:00
4256d99a9b
PLIC: priority/threshold are really WARL (RWSPECIAL). Explain why.
2018-03-05 16:10:05 -08:00
41d1a62713
PLIC: Update RegFieldDesc to reflect the fact that source 0 isn't like all the others
2018-03-05 15:29:14 -08:00
bd3a72e585
Merge remote-tracking branch 'origin/master' into sim_jtag_reset
2018-03-05 12:41:39 -08:00
e3be5db3e6
BUE: more verbose register descriptions
2018-03-05 12:02:42 -08:00
878a357a0d
RegFieldDesc: Add utilities for generating and describing registers at the same time.
2018-03-05 12:02:42 -08:00
5eae81038d
SimJTAG: make the reset/init connectivity more flexible. This is because you may want to seperate the two
2018-03-02 17:29:17 -08:00
644ba6dafa
Add BusErrorUnit RegFieldDesc
2018-03-02 17:25:13 -08:00
8c6e745653
Bump chisel and firrtl ( #1232 )
...
* Misc changes to better enable autoclonetype
* Bump chisel3 and firrtl and SBT to 1.1.1
2018-03-01 15:19:12 -08:00
20a8876856
Merge pull request #1190 from freechipsproject/bus-api
...
BusWrapper API Update
2018-03-01 01:13:50 -08:00
cdd2a9227f
Merge pull request #1256 from freechipsproject/json_emit_enums
...
RegFieldDesc: Emit enumerations into JSON if they exist
2018-02-28 11:32:14 -08:00
d13dc8ac2a
RegFieldDesc: Emit enumerations if they exist
2018-02-28 09:42:25 -08:00
a48dd575b2
Merge pull request #1254 from freechipsproject/amo-aqrl
...
Fix mapping of acquire/release AMOs to fence operations
2018-02-27 19:49:40 -06:00
86c10b3cef
Merge pull request #1250 from seldridge/add-jtag-vpi-c-vsim
...
Add jtag_vpi.c to sources for vsim
2018-02-26 15:40:12 -07:00
4bcc42550e
Remove JTAG vpi from VCS build
...
h/t @mwachs5
Signed-off-by: Schuyler Eldridge <schuyler.eldridge@ibm.com >
2018-02-26 15:12:18 -05:00
47d63d6baa
Merge pull request #1251 from freechipsproject/rocket_covers
...
Added functional covers
2018-02-25 09:01:33 -08:00
