2015-03-01 02:02:13 +01:00
|
|
|
// See LICENSE for license details.
|
|
|
|
|
|
|
|
package uncore
|
|
|
|
import Chisel._
|
2015-10-22 03:16:44 +02:00
|
|
|
import cde.{Parameters, Field}
|
2015-03-01 02:02:13 +01:00
|
|
|
|
|
|
|
case object L2StoreDataQueueDepth extends Field[Int]
|
|
|
|
|
2015-10-06 06:41:46 +02:00
|
|
|
trait HasBroadcastHubParameters extends HasCoherenceAgentParameters {
|
|
|
|
val sdqDepth = p(L2StoreDataQueueDepth)*innerDataBeats
|
2015-03-01 02:02:13 +01:00
|
|
|
val dqIdxBits = math.max(log2Up(nReleaseTransactors) + 1, log2Up(sdqDepth))
|
|
|
|
val nDataQueueLocations = 3 //Stores, VoluntaryWBs, Releases
|
|
|
|
}
|
|
|
|
|
2015-10-06 06:41:46 +02:00
|
|
|
class DataQueueLocation(implicit p: Parameters) extends CoherenceAgentBundle()(p)
|
|
|
|
with HasBroadcastHubParameters {
|
2015-03-01 02:02:13 +01:00
|
|
|
val idx = UInt(width = dqIdxBits)
|
|
|
|
val loc = UInt(width = log2Ceil(nDataQueueLocations))
|
|
|
|
}
|
|
|
|
|
|
|
|
object DataQueueLocation {
|
2015-10-06 06:41:46 +02:00
|
|
|
def apply(idx: UInt, loc: UInt)(implicit p: Parameters) = {
|
2015-07-31 09:32:02 +02:00
|
|
|
val d = Wire(new DataQueueLocation)
|
2015-03-01 02:02:13 +01:00
|
|
|
d.idx := idx
|
|
|
|
d.loc := loc
|
|
|
|
d
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2015-10-06 06:41:46 +02:00
|
|
|
class L2BroadcastHub(implicit p: Parameters) extends ManagerCoherenceAgent()(p)
|
|
|
|
with HasBroadcastHubParameters {
|
2015-03-01 02:02:13 +01:00
|
|
|
val internalDataBits = new DataQueueLocation().getWidth
|
|
|
|
val inStoreQueue :: inVolWBQueue :: inClientReleaseQueue :: Nil = Enum(UInt(), nDataQueueLocations)
|
|
|
|
|
2015-10-14 08:42:28 +02:00
|
|
|
val usingStoreDataQueue = p.alterPartial({
|
2015-10-17 03:24:02 +02:00
|
|
|
case TLKey(`innerTLId`) => innerTLParams.copy(overrideDataBitsPerBeat = Some(internalDataBits))
|
|
|
|
case TLKey(`outerTLId`) => outerTLParams.copy(overrideDataBitsPerBeat = Some(internalDataBits))
|
2015-08-11 04:06:02 +02:00
|
|
|
})
|
|
|
|
|
2015-03-01 02:02:13 +01:00
|
|
|
// Create SHRs for outstanding transactions
|
2015-08-11 04:06:02 +02:00
|
|
|
val trackerList =
|
|
|
|
(0 until nReleaseTransactors).map(id =>
|
2015-10-14 08:42:28 +02:00
|
|
|
Module(new BroadcastVoluntaryReleaseTracker(id)(usingStoreDataQueue))) ++
|
2015-08-11 04:06:02 +02:00
|
|
|
(nReleaseTransactors until nTransactors).map(id =>
|
2015-10-14 08:42:28 +02:00
|
|
|
Module(new BroadcastAcquireTracker(id)(usingStoreDataQueue)))
|
2015-08-11 04:06:02 +02:00
|
|
|
|
2015-03-01 02:02:13 +01:00
|
|
|
// Propagate incoherence flags
|
2015-07-31 09:59:34 +02:00
|
|
|
trackerList.map(_.io.incoherent := io.incoherent)
|
2015-03-01 02:02:13 +01:00
|
|
|
|
|
|
|
// Queue to store impending Put data
|
2016-01-14 22:47:47 +01:00
|
|
|
val sdq = Reg(Vec(sdqDepth, io.iacq().data))
|
2015-03-01 02:02:13 +01:00
|
|
|
val sdq_val = Reg(init=Bits(0, sdqDepth))
|
|
|
|
val sdq_alloc_id = PriorityEncoder(~sdq_val)
|
|
|
|
val sdq_rdy = !sdq_val.andR
|
2016-03-17 20:31:18 +01:00
|
|
|
val sdq_enq = trackerList.map( t =>
|
|
|
|
(t.io.alloc.iacq || t.io.matches.iacq) &&
|
|
|
|
t.io.inner.acquire.fire() &&
|
|
|
|
t.io.iacq().hasData()
|
|
|
|
).reduce(_||_)
|
2015-03-16 07:10:51 +01:00
|
|
|
when (sdq_enq) { sdq(sdq_alloc_id) := io.iacq().data }
|
2015-03-01 02:02:13 +01:00
|
|
|
|
|
|
|
// Handle acquire transaction initiation
|
2016-03-18 02:32:35 +01:00
|
|
|
val irel_vs_iacq_conflict =
|
|
|
|
io.inner.acquire.valid &&
|
|
|
|
io.inner.release.valid &&
|
|
|
|
io.irel().conflicts(io.iacq())
|
2016-03-07 08:12:16 +01:00
|
|
|
val sdqLoc = List.fill(nTransactors) {
|
|
|
|
DataQueueLocation(sdq_alloc_id, inStoreQueue).toBits
|
2015-03-01 02:02:13 +01:00
|
|
|
}
|
2016-03-07 08:12:16 +01:00
|
|
|
doInputRoutingWithAllocation(
|
|
|
|
io.inner.acquire,
|
|
|
|
trackerList.map(_.io.inner.acquire),
|
|
|
|
trackerList.map(_.io.matches.iacq),
|
|
|
|
trackerList.map(_.io.alloc.iacq),
|
|
|
|
Some(sdqLoc),
|
2016-03-18 02:32:35 +01:00
|
|
|
Some(sdq_rdy && !irel_vs_iacq_conflict))
|
2015-03-01 02:02:13 +01:00
|
|
|
|
|
|
|
// Queue to store impending Voluntary Release data
|
2015-03-16 07:10:51 +01:00
|
|
|
val voluntary = io.irel().isVoluntary()
|
|
|
|
val vwbdq_enq = io.inner.release.fire() && voluntary && io.irel().hasData()
|
2015-03-01 02:02:13 +01:00
|
|
|
val (rel_data_cnt, rel_data_done) = Counter(vwbdq_enq, innerDataBeats) //TODO Zero width
|
2016-01-14 22:47:47 +01:00
|
|
|
val vwbdq = Reg(Vec(innerDataBeats, io.irel().data)) //TODO Assumes nReleaseTransactors == 1
|
2015-03-16 07:10:51 +01:00
|
|
|
when(vwbdq_enq) { vwbdq(rel_data_cnt) := io.irel().data }
|
2015-03-01 02:02:13 +01:00
|
|
|
|
|
|
|
// Handle releases, which might be voluntary and might have data
|
2016-03-07 08:12:16 +01:00
|
|
|
val vwbqLoc = (0 until nTransactors).map(i =>
|
|
|
|
(DataQueueLocation(rel_data_cnt,
|
|
|
|
(if(i < nReleaseTransactors) inVolWBQueue
|
|
|
|
else inClientReleaseQueue)).toBits))
|
|
|
|
doInputRoutingWithAllocation(
|
|
|
|
io.inner.release,
|
|
|
|
trackerList.map(_.io.inner.release),
|
|
|
|
trackerList.map(_.io.matches.irel),
|
|
|
|
trackerList.map(_.io.alloc.irel),
|
|
|
|
Some(vwbqLoc))
|
2015-03-01 02:02:13 +01:00
|
|
|
|
|
|
|
// Wire probe requests and grant reply to clients, finish acks from clients
|
|
|
|
// Note that we bypass the Grant data subbundles
|
2015-08-04 03:53:31 +02:00
|
|
|
doOutputArbitration(io.inner.grant, trackerList.map(_.io.inner.grant))
|
2015-04-18 01:55:20 +02:00
|
|
|
io.inner.grant.bits.data := io.outer.grant.bits.data
|
|
|
|
io.inner.grant.bits.addr_beat := io.outer.grant.bits.addr_beat
|
2015-03-01 02:02:13 +01:00
|
|
|
doOutputArbitration(io.inner.probe, trackerList.map(_.io.inner.probe))
|
|
|
|
doInputRouting(io.inner.finish, trackerList.map(_.io.inner.finish))
|
|
|
|
|
|
|
|
// Create an arbiter for the one memory port
|
2015-10-14 08:42:28 +02:00
|
|
|
val outer_arb = Module(new ClientUncachedTileLinkIOArbiter(trackerList.size)
|
|
|
|
(usingStoreDataQueue.alterPartial({ case TLId => p(OuterTLId) })))
|
2015-04-18 01:55:20 +02:00
|
|
|
outer_arb.io.in <> trackerList.map(_.io.outer)
|
2015-03-01 02:02:13 +01:00
|
|
|
// Get the pending data out of the store data queue
|
2015-03-24 10:06:53 +01:00
|
|
|
val outer_data_ptr = new DataQueueLocation().fromBits(outer_arb.io.out.acquire.bits.data)
|
2015-03-01 02:02:13 +01:00
|
|
|
val is_in_sdq = outer_data_ptr.loc === inStoreQueue
|
|
|
|
val free_sdq = io.outer.acquire.fire() &&
|
2015-03-24 10:06:53 +01:00
|
|
|
io.outer.acquire.bits.hasData() &&
|
2015-03-01 02:02:13 +01:00
|
|
|
outer_data_ptr.loc === inStoreQueue
|
2015-08-04 03:53:31 +02:00
|
|
|
io.outer <> outer_arb.io.out
|
2015-03-24 10:06:53 +01:00
|
|
|
io.outer.acquire.bits.data := MuxLookup(outer_data_ptr.loc, io.irel().data, Array(
|
2015-03-01 02:02:13 +01:00
|
|
|
inStoreQueue -> sdq(outer_data_ptr.idx),
|
|
|
|
inVolWBQueue -> vwbdq(outer_data_ptr.idx)))
|
|
|
|
|
|
|
|
// Update SDQ valid bits
|
|
|
|
when (io.outer.acquire.valid || sdq_enq) {
|
|
|
|
sdq_val := sdq_val & ~(UIntToOH(outer_data_ptr.idx) & Fill(sdqDepth, free_sdq)) |
|
|
|
|
PriorityEncoderOH(~sdq_val(sdqDepth-1,0)) & Fill(sdqDepth, sdq_enq)
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2015-10-06 06:41:46 +02:00
|
|
|
class BroadcastXactTracker(implicit p: Parameters) extends XactTracker()(p) {
|
2015-03-01 02:02:13 +01:00
|
|
|
val io = new ManagerXactTrackerIO
|
2016-02-10 20:12:43 +01:00
|
|
|
pinAllReadyValidLow(io)
|
2015-03-01 02:02:13 +01:00
|
|
|
}
|
|
|
|
|
2015-10-06 06:41:46 +02:00
|
|
|
class BroadcastVoluntaryReleaseTracker(trackerId: Int)
|
|
|
|
(implicit p: Parameters) extends BroadcastXactTracker()(p) {
|
2016-02-10 20:12:43 +01:00
|
|
|
val s_idle :: s_busy :: Nil = Enum(UInt(), 2)
|
2015-03-01 02:02:13 +01:00
|
|
|
val state = Reg(init=s_idle)
|
|
|
|
|
2015-10-14 08:42:28 +02:00
|
|
|
val xact = Reg(new BufferedReleaseFromSrc()(p.alterPartial({ case TLId => innerTLId })))
|
2015-03-01 02:02:13 +01:00
|
|
|
val coh = ManagerMetadata.onReset
|
|
|
|
|
2016-02-10 20:12:43 +01:00
|
|
|
val pending_irels = Reg(init=Bits(0, width = io.inner.tlDataBeats))
|
|
|
|
val pending_writes = Reg(init=Bits(0, width = io.outer.tlDataBeats))
|
|
|
|
val pending_ignt = Reg(init=Bool(false))
|
2015-03-01 02:02:13 +01:00
|
|
|
|
2016-02-10 20:12:43 +01:00
|
|
|
val all_pending_done = !(pending_irels.orR || pending_writes.orR || pending_ignt)
|
2015-03-01 02:02:13 +01:00
|
|
|
|
2016-02-10 20:12:43 +01:00
|
|
|
// Accept a voluntary Release (and any further beats of data)
|
|
|
|
pending_irels := (pending_irels & dropPendingBitWhenBeatHasData(io.inner.release))
|
|
|
|
io.inner.release.ready := ((state === s_idle) && io.irel().isVoluntary()) || pending_irels.orR
|
|
|
|
when(io.inner.release.fire()) { xact.data_buffer(io.irel().addr_beat) := io.irel().data }
|
2015-03-01 02:02:13 +01:00
|
|
|
|
2016-02-10 20:12:43 +01:00
|
|
|
// Write the voluntarily written back data to outer memory using an Acquire.PutBlock
|
2015-03-01 02:02:13 +01:00
|
|
|
//TODO: Use io.outer.release instead?
|
2016-02-10 20:12:43 +01:00
|
|
|
pending_writes := (pending_writes & dropPendingBitWhenBeatHasData(io.outer.acquire)) |
|
|
|
|
addPendingBitWhenBeatHasData(io.inner.release)
|
|
|
|
val curr_write_beat = PriorityEncoder(pending_writes)
|
|
|
|
io.outer.acquire.valid := state === s_busy && pending_writes.orR
|
2015-10-14 08:42:28 +02:00
|
|
|
io.outer.acquire.bits := PutBlock(
|
|
|
|
client_xact_id = UInt(trackerId),
|
|
|
|
addr_block = xact.addr_block,
|
2016-02-10 20:12:43 +01:00
|
|
|
addr_beat = curr_write_beat,
|
|
|
|
data = xact.data_buffer(curr_write_beat))
|
2015-10-14 08:42:28 +02:00
|
|
|
(p.alterPartial({ case TLId => outerTLId }))
|
2015-03-01 02:02:13 +01:00
|
|
|
|
2016-02-10 20:12:43 +01:00
|
|
|
// Send an acknowledgement
|
|
|
|
io.inner.grant.valid := state === s_busy && pending_ignt && !pending_irels && io.outer.grant.valid
|
2016-03-07 08:12:16 +01:00
|
|
|
io.inner.grant.bits := coh.makeGrant(xact)
|
2016-02-10 20:12:43 +01:00
|
|
|
when(io.inner.grant.fire()) { pending_ignt := Bool(false) }
|
|
|
|
io.outer.grant.ready := state === s_busy && io.inner.grant.ready
|
|
|
|
|
|
|
|
// State machine updates and transaction handler metadata intialization
|
2016-03-07 08:12:16 +01:00
|
|
|
when(state === s_idle && io.inner.release.valid && io.alloc.irel) {
|
2016-02-10 20:12:43 +01:00
|
|
|
xact := io.irel()
|
|
|
|
when(io.irel().hasMultibeatData()) {
|
|
|
|
pending_irels := dropPendingBitWhenBeatHasData(io.inner.release)
|
|
|
|
}. otherwise {
|
|
|
|
pending_irels := UInt(0)
|
2015-03-01 02:02:13 +01:00
|
|
|
}
|
2016-02-10 20:12:43 +01:00
|
|
|
pending_writes := addPendingBitWhenBeatHasData(io.inner.release)
|
|
|
|
pending_ignt := io.irel().requiresAck()
|
|
|
|
state := s_busy
|
2015-03-01 02:02:13 +01:00
|
|
|
}
|
2016-02-10 20:12:43 +01:00
|
|
|
when(state === s_busy && all_pending_done) { state := s_idle }
|
2015-03-01 02:02:13 +01:00
|
|
|
|
2016-02-10 20:12:43 +01:00
|
|
|
// These IOs are used for routing in the parent
|
2016-03-07 08:12:16 +01:00
|
|
|
io.matches.iacq := (state =/= s_idle) && xact.conflicts(io.iacq())
|
|
|
|
io.matches.irel := (state =/= s_idle) && xact.conflicts(io.irel()) && io.irel().isVoluntary()
|
|
|
|
io.matches.oprb := Bool(false)
|
2016-02-10 20:12:43 +01:00
|
|
|
|
|
|
|
// Checks for illegal behavior
|
|
|
|
assert(!(state === s_idle && io.inner.release.fire() && !io.irel().isVoluntary()),
|
|
|
|
"VoluntaryReleaseTracker accepted Release that wasn't voluntary!")
|
2015-03-01 02:02:13 +01:00
|
|
|
}
|
|
|
|
|
2015-10-06 06:41:46 +02:00
|
|
|
class BroadcastAcquireTracker(trackerId: Int)
|
|
|
|
(implicit p: Parameters) extends BroadcastXactTracker()(p) {
|
2015-03-01 02:02:13 +01:00
|
|
|
val s_idle :: s_probe :: s_mem_read :: s_mem_write :: s_make_grant :: s_mem_resp :: s_ack :: Nil = Enum(UInt(), 7)
|
|
|
|
val state = Reg(init=s_idle)
|
|
|
|
|
2015-10-14 08:42:28 +02:00
|
|
|
val xact = Reg(new BufferedAcquireFromSrc()(p.alterPartial({ case TLId => innerTLId })))
|
2015-03-01 02:02:13 +01:00
|
|
|
val coh = ManagerMetadata.onReset
|
|
|
|
|
2016-01-14 22:47:47 +01:00
|
|
|
assert(!(state =/= s_idle && xact.isBuiltInType() &&
|
2015-11-17 08:26:13 +01:00
|
|
|
Vec(Acquire.putAtomicType, Acquire.getPrefetchType, Acquire.putPrefetchType).contains(xact.a_type)),
|
2015-08-11 04:06:02 +02:00
|
|
|
"Broadcast Hub does not support PutAtomics or prefetches") // TODO
|
2015-03-01 02:02:13 +01:00
|
|
|
|
2015-04-20 07:06:44 +02:00
|
|
|
val release_count = Reg(init=UInt(0, width = log2Up(io.inner.tlNCachingClients+1)))
|
|
|
|
val pending_probes = Reg(init=Bits(0, width = io.inner.tlNCachingClients))
|
2015-03-13 00:22:14 +01:00
|
|
|
val curr_p_id = PriorityEncoder(pending_probes)
|
2016-03-18 00:42:40 +01:00
|
|
|
val mask_self = SInt(-1, width = io.inner.tlNCachingClients)
|
|
|
|
.toUInt
|
|
|
|
.bitSet(io.inner.acquire.bits.client_id, io.inner.acquire.bits.requiresSelfProbe())
|
2015-03-13 00:22:14 +01:00
|
|
|
val mask_incoherent = mask_self & ~io.incoherent.toBits
|
2015-03-01 02:02:13 +01:00
|
|
|
|
|
|
|
val collect_iacq_data = Reg(init=Bool(false))
|
|
|
|
val iacq_data_valid = Reg(init=Bits(0, width = innerDataBeats))
|
|
|
|
val iacq_data_done = connectIncomingDataBeatCounter(io.inner.acquire)
|
|
|
|
val irel_data_done = connectIncomingDataBeatCounter(io.inner.release)
|
|
|
|
val (ignt_data_cnt, ignt_data_done) = connectOutgoingDataBeatCounter(io.inner.grant)
|
|
|
|
val (oacq_data_cnt, oacq_data_done) = connectOutgoingDataBeatCounter(io.outer.acquire)
|
|
|
|
val ognt_data_done = connectIncomingDataBeatCounter(io.outer.grant)
|
|
|
|
val pending_ognt_ack = Reg(init=Bool(false))
|
|
|
|
val pending_outer_write = xact.hasData()
|
|
|
|
val pending_outer_write_ = io.iacq().hasData()
|
2015-03-16 07:10:51 +01:00
|
|
|
val pending_outer_read = io.ignt().hasData()
|
2015-03-01 02:02:13 +01:00
|
|
|
val pending_outer_read_ = coh.makeGrant(io.iacq(), UInt(trackerId)).hasData()
|
2015-08-11 04:06:02 +02:00
|
|
|
val subblock_type = xact.isSubBlockType()
|
2015-03-01 02:02:13 +01:00
|
|
|
|
2016-03-07 08:12:16 +01:00
|
|
|
// These IOs are used for routing in the parent
|
|
|
|
io.matches.iacq := (state =/= s_idle) && xact.conflicts(io.iacq())
|
|
|
|
io.matches.irel := (state =/= s_idle) && xact.conflicts(io.irel()) && !io.irel().isVoluntary()
|
|
|
|
io.matches.oprb := Bool(false)
|
2015-03-01 02:02:13 +01:00
|
|
|
|
2015-10-15 02:58:35 +02:00
|
|
|
val outerParams = p.alterPartial({ case TLId => outerTLId })
|
|
|
|
|
2015-09-11 02:52:12 +02:00
|
|
|
val oacq_probe = PutBlock(
|
|
|
|
client_xact_id = UInt(trackerId),
|
2015-09-29 00:02:51 +02:00
|
|
|
addr_block = io.irel().addr_block,
|
2015-09-11 02:52:12 +02:00
|
|
|
addr_beat = io.irel().addr_beat,
|
2015-10-15 02:58:35 +02:00
|
|
|
data = io.irel().data)(outerParams)
|
2015-03-01 02:02:13 +01:00
|
|
|
|
2015-09-11 02:52:12 +02:00
|
|
|
val oacq_write_beat = Put(
|
2015-08-11 04:06:02 +02:00
|
|
|
client_xact_id = UInt(trackerId),
|
|
|
|
addr_block = xact.addr_block,
|
2015-09-11 02:52:12 +02:00
|
|
|
addr_beat = xact.addr_beat,
|
2015-10-14 08:42:28 +02:00
|
|
|
data = xact.data_buffer(0),
|
2015-10-15 02:58:35 +02:00
|
|
|
wmask = xact.wmask())(outerParams)
|
2015-09-11 02:52:12 +02:00
|
|
|
|
|
|
|
val oacq_write_block = PutBlock(
|
|
|
|
client_xact_id = UInt(trackerId),
|
|
|
|
addr_block = xact.addr_block,
|
|
|
|
addr_beat = oacq_data_cnt,
|
2015-11-20 23:09:24 +01:00
|
|
|
data = xact.data_buffer(oacq_data_cnt),
|
|
|
|
wmask = xact.wmask_buffer(oacq_data_cnt))(outerParams)
|
2015-09-11 02:52:12 +02:00
|
|
|
|
|
|
|
val oacq_read_beat = Get(
|
|
|
|
client_xact_id = UInt(trackerId),
|
|
|
|
addr_block = xact.addr_block,
|
|
|
|
addr_beat = xact.addr_beat,
|
|
|
|
addr_byte = xact.addr_byte(),
|
|
|
|
operand_size = xact.op_size(),
|
2015-10-15 02:58:35 +02:00
|
|
|
alloc = Bool(false))(outerParams)
|
2015-09-11 02:52:12 +02:00
|
|
|
|
|
|
|
val oacq_read_block = GetBlock(
|
|
|
|
client_xact_id = UInt(trackerId),
|
2015-10-15 02:58:35 +02:00
|
|
|
addr_block = xact.addr_block)(outerParams)
|
2015-09-11 02:52:12 +02:00
|
|
|
|
|
|
|
io.outer.acquire.valid := Bool(false)
|
|
|
|
io.outer.acquire.bits := Mux(state === s_probe, oacq_probe,
|
|
|
|
Mux(state === s_mem_write,
|
|
|
|
Mux(subblock_type, oacq_write_beat, oacq_write_block),
|
|
|
|
Mux(subblock_type, oacq_read_beat, oacq_read_block)))
|
2015-03-01 02:02:13 +01:00
|
|
|
io.outer.grant.ready := Bool(false)
|
|
|
|
|
|
|
|
io.inner.probe.valid := Bool(false)
|
2015-04-18 01:55:20 +02:00
|
|
|
io.inner.probe.bits := coh.makeProbe(curr_p_id, xact)
|
2015-03-01 02:02:13 +01:00
|
|
|
|
|
|
|
io.inner.grant.valid := Bool(false)
|
2015-04-18 01:55:20 +02:00
|
|
|
io.inner.grant.bits := coh.makeGrant(xact, UInt(trackerId)) // Data bypassed in parent
|
2015-03-01 02:02:13 +01:00
|
|
|
|
|
|
|
io.inner.acquire.ready := Bool(false)
|
|
|
|
io.inner.release.ready := Bool(false)
|
|
|
|
io.inner.finish.ready := Bool(false)
|
|
|
|
|
2016-01-14 22:47:47 +01:00
|
|
|
assert(!(state =/= s_idle && collect_iacq_data && io.inner.acquire.fire() &&
|
|
|
|
io.iacq().client_id =/= xact.client_id),
|
2015-03-16 07:10:51 +01:00
|
|
|
"AcquireTracker accepted data beat from different network source than initial request.")
|
|
|
|
|
2016-01-14 22:47:47 +01:00
|
|
|
assert(!(state =/= s_idle && collect_iacq_data && io.inner.acquire.fire() &&
|
|
|
|
io.iacq().client_xact_id =/= xact.client_xact_id),
|
2015-03-16 07:10:51 +01:00
|
|
|
"AcquireTracker accepted data beat from different client transaction than initial request.")
|
|
|
|
|
2016-03-07 08:12:16 +01:00
|
|
|
assert(!(state === s_idle && io.inner.acquire.fire() && io.alloc.iacq &&
|
2016-01-14 22:47:47 +01:00
|
|
|
io.iacq().hasMultibeatData() && io.iacq().addr_beat =/= UInt(0)),
|
2015-03-16 07:10:51 +01:00
|
|
|
"AcquireTracker initialized with a tail data beat.")
|
|
|
|
|
2015-03-01 02:02:13 +01:00
|
|
|
when(collect_iacq_data) {
|
|
|
|
io.inner.acquire.ready := Bool(true)
|
|
|
|
when(io.inner.acquire.valid) {
|
2015-10-14 08:42:28 +02:00
|
|
|
xact.data_buffer(io.iacq().addr_beat) := io.iacq().data
|
2015-11-20 23:09:24 +01:00
|
|
|
xact.wmask_buffer(io.iacq().addr_beat) := io.iacq().wmask()
|
2015-08-02 06:08:35 +02:00
|
|
|
iacq_data_valid := iacq_data_valid.bitSet(io.iacq().addr_beat, Bool(true))
|
2015-03-01 02:02:13 +01:00
|
|
|
}
|
|
|
|
when(iacq_data_done) { collect_iacq_data := Bool(false) }
|
|
|
|
}
|
|
|
|
|
|
|
|
when(pending_ognt_ack) {
|
|
|
|
io.outer.grant.ready := Bool(true)
|
|
|
|
when(io.outer.grant.valid) { pending_ognt_ack := Bool(false) }
|
|
|
|
//TODO add finish queue if this isnt the last level manager
|
|
|
|
}
|
|
|
|
|
|
|
|
switch (state) {
|
|
|
|
is(s_idle) {
|
|
|
|
io.inner.acquire.ready := Bool(true)
|
2016-03-07 08:12:16 +01:00
|
|
|
when(io.inner.acquire.valid && io.alloc.iacq) {
|
2015-03-01 02:02:13 +01:00
|
|
|
xact := io.iacq()
|
2015-10-14 08:42:28 +02:00
|
|
|
xact.data_buffer(UInt(0)) := io.iacq().data
|
2015-11-20 23:09:24 +01:00
|
|
|
xact.wmask_buffer(UInt(0)) := io.iacq().wmask()
|
2015-03-01 02:02:13 +01:00
|
|
|
collect_iacq_data := io.iacq().hasMultibeatData()
|
|
|
|
iacq_data_valid := io.iacq().hasData() << io.iacq().addr_beat
|
2015-03-13 00:22:14 +01:00
|
|
|
val needs_probes = mask_incoherent.orR
|
|
|
|
when(needs_probes) {
|
|
|
|
pending_probes := mask_incoherent
|
|
|
|
release_count := PopCount(mask_incoherent)
|
|
|
|
}
|
|
|
|
state := Mux(needs_probes, s_probe,
|
2015-03-01 02:02:13 +01:00
|
|
|
Mux(pending_outer_write_, s_mem_write,
|
|
|
|
Mux(pending_outer_read_, s_mem_read, s_make_grant)))
|
|
|
|
}
|
|
|
|
}
|
|
|
|
is(s_probe) {
|
|
|
|
// Generate probes
|
2015-03-13 00:22:14 +01:00
|
|
|
io.inner.probe.valid := pending_probes.orR
|
2015-03-01 02:02:13 +01:00
|
|
|
when(io.inner.probe.ready) {
|
2015-03-13 00:22:14 +01:00
|
|
|
pending_probes := pending_probes & ~UIntToOH(curr_p_id)
|
2015-03-01 02:02:13 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
// Handle releases, which may have data to be written back
|
2016-03-07 08:12:16 +01:00
|
|
|
val matches = io.matches.irel
|
2016-02-10 20:12:43 +01:00
|
|
|
io.inner.release.ready := (!io.irel().hasData() || io.outer.acquire.ready) && matches
|
|
|
|
when(io.inner.release.valid && matches) {
|
2015-03-01 02:02:13 +01:00
|
|
|
when(io.irel().hasData()) {
|
|
|
|
io.outer.acquire.valid := Bool(true)
|
|
|
|
when(io.outer.acquire.ready) {
|
|
|
|
when(oacq_data_done) {
|
|
|
|
pending_ognt_ack := Bool(true)
|
|
|
|
release_count := release_count - UInt(1)
|
|
|
|
when(release_count === UInt(1)) {
|
|
|
|
state := Mux(pending_outer_write, s_mem_write,
|
|
|
|
Mux(pending_outer_read, s_mem_read, s_make_grant))
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
} .otherwise {
|
|
|
|
release_count := release_count - UInt(1)
|
|
|
|
when(release_count === UInt(1)) {
|
|
|
|
state := Mux(pending_outer_write, s_mem_write,
|
|
|
|
Mux(pending_outer_read, s_mem_read, s_make_grant))
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
is(s_mem_write) { // Write data to outer memory
|
2015-10-15 03:56:13 +02:00
|
|
|
io.outer.acquire.valid := !pending_ognt_ack && (!collect_iacq_data || iacq_data_valid(oacq_data_cnt))
|
2015-03-01 02:02:13 +01:00
|
|
|
when(oacq_data_done) {
|
|
|
|
pending_ognt_ack := Bool(true)
|
|
|
|
state := Mux(pending_outer_read, s_mem_read, s_mem_resp)
|
|
|
|
}
|
|
|
|
}
|
|
|
|
is(s_mem_read) { // Read data from outer memory (possibly what was just written)
|
|
|
|
io.outer.acquire.valid := !pending_ognt_ack
|
|
|
|
when(io.outer.acquire.fire()) { state := s_mem_resp }
|
|
|
|
}
|
|
|
|
is(s_mem_resp) { // Wait to forward grants from outer memory
|
|
|
|
io.outer.grant.ready := io.inner.grant.ready
|
|
|
|
io.inner.grant.valid := io.outer.grant.valid
|
|
|
|
when(ignt_data_done) {
|
|
|
|
state := Mux(io.ignt().requiresAck(), s_ack, s_idle)
|
|
|
|
}
|
|
|
|
}
|
|
|
|
is(s_make_grant) { // Manufacture a local grant (some kind of permission upgrade)
|
|
|
|
io.inner.grant.valid := Bool(true)
|
|
|
|
when(io.inner.grant.ready) {
|
|
|
|
state := Mux(io.ignt().requiresAck(), s_ack, s_idle)
|
|
|
|
}
|
|
|
|
}
|
|
|
|
is(s_ack) { // Wait for transaction to complete
|
|
|
|
io.inner.finish.ready := Bool(true)
|
|
|
|
when(io.inner.finish.valid) { state := s_idle }
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|