1
0
Commit Graph

7 Commits

Author SHA1 Message Date
Henry Styles
385ffa7d9a Merge pull request #3 from sifive/freedomu500vc707devkit_fix_xdc
fix PCIe vc707 design contraints : PCIe pins and UART RX sync register
2017-09-07 10:42:32 -07:00
Henry Styles
b7ee0ab0f0 fix PCIe vc707 design contraints : PCIe pins and UART RX sync register 2017-09-07 10:41:12 -07:00
Shreesha Srinath
2389e6e957 Fix the package path for xilinx vc707mig 2017-08-18 14:47:03 -07:00
Shreesha Srinath
38afe2957f Fixing typos in the tcl script 2017-08-18 11:34:35 -07:00
Shreesha Srinath
ae767458af Pass debug hooks through project-specific makefiles 2017-08-18 11:27:02 -07:00
Shreesha Srinath
c58e79f155 vc707: Updates to the constraints and shell 2017-08-17 18:51:01 -07:00
Shreesha Srinath
ab8cf0775f Initial commit for fpga-shells 2017-08-16 11:23:45 -07:00