Freedom FPGA mappings (https://github.com/sifive/fpga-shells)
385ffa7d9a
fix PCIe vc707 design contraints : PCIe pins and UART RX sync register |
||
---|---|---|
src/main/scala | ||
xilinx | ||
.gitignore | ||
build.sbt |