385ffa7d9a1556954622295afdd965e46dc1fcda
fix PCIe vc707 design contraints : PCIe pins and UART RX sync register
Description
Languages
Scala
89.5%
Tcl
7.8%
Verilog
2%
Makefile
0.7%