1
0
rocket-chip/src/main/scala/rocket
2017-05-01 22:53:41 -07:00
..
ALU.scala Heterogeneous Tiles (#550) 2017-02-09 13:59:09 -08:00
Arbiter.scala Pipeline D$ exception response into s2 2017-04-18 00:47:58 -07:00
Breakpoint.scala Heterogeneous Tiles (#550) 2017-02-09 13:59:09 -08:00
BTB.scala Update RAS speculatively from fetch stage 2017-04-24 02:01:15 -07:00
Consts.scala Heterogeneous Tiles (#550) 2017-02-09 13:59:09 -08:00
CSR.scala Size hartid field with NTiles, not XLen 2017-04-26 20:11:43 -07:00
DCache.scala Set io.cpu.resp.bits.addr for MMIO loads without affecting QoR 2017-04-27 19:50:38 -07:00
Decode.scala Heterogeneous Tiles (#550) 2017-02-09 13:59:09 -08:00
Events.scala Add performance counter facility 2017-03-09 13:58:50 -08:00
Frontend.scala cleanup scratchpad nodes 2017-04-27 14:02:05 -07:00
HellaCache.scala Unbreak groundtest 2017-04-28 02:10:33 -07:00
IBuf.scala Don't stall the frontend, making it easier to add more features later 2017-04-24 02:01:15 -07:00
ICache.scala Fix ITIM loads (#716) 2017-05-01 17:41:25 -07:00
IDecode.scala Support SFENCE.VMA rs1 argument 2017-03-24 16:39:52 -07:00
Instructions.scala rocket: separate page faults from physical memory access exceptions 2017-03-27 16:37:09 -07:00
Multiplier.scala Support unrolling the integer divider 2017-03-09 11:29:51 -08:00
NBDcache.scala Mitigate D$ exception critical path, yet again 2017-04-18 00:47:58 -07:00
Package.scala Heterogeneous Tiles (#550) 2017-02-09 13:59:09 -08:00
PMP.scala Express PMP mask generation with incrementer, not adder 2017-04-27 15:16:29 -07:00
PTW.scala Pipeline D$ exception response into s2 2017-04-18 00:47:58 -07:00
Rocket.scala Add Instruction Tightly Integrated Memory 2017-04-26 19:35:35 -07:00
RVC.scala Heterogeneous Tiles (#550) 2017-02-09 13:59:09 -08:00
ScratchpadSlavePort.scala rocket: turn on early ack for DTIM 2017-05-01 22:53:41 -07:00
SimpleHellaCacheIF.scala Pipeline D$ exception response into s2 2017-04-18 00:47:58 -07:00
Tile.scala Interrupts: Less Pessimistic Synchronization (#714) 2017-04-28 14:49:24 -07:00
TLB.scala When not using a cache, LR/SC isn't legal even on cacheable memory 2017-04-20 08:47:03 -07:00
TLBPermissions.scala In TLBPermissions, merge across some region types 2017-04-18 00:47:58 -07:00