 Andrew Waterman
|
4ae0c68303
|
require -std=c++11, as -std=c++0x doesn't cut it
|
2013-06-14 00:28:42 -07:00 |
|
 Henry Cook
|
896179cbb6
|
removed bad mt test
|
2013-06-14 00:14:18 -07:00 |
|
|
Henry Cook
|
85fbb650c9
|
makefile support for new multithreading tests
|
2013-06-13 15:34:54 -07:00 |
|
|
Andrew Waterman
|
ae0716fb6d
|
Use chisel printf for logging
|
2013-06-13 10:53:23 -07:00 |
|
 Stephen Twigg
|
bd43ca8423
|
Merge branch 'master' of github.com:ucb-bar/reference-chip
|
2013-05-23 17:51:24 -07:00 |
|
 Henry Cook
|
c06cbf523b
|
Redo network to use PairedData crossbars when necessary. Hard-coded network types for each message type. Bump chisel, rocket, uncore.
|
2013-05-23 15:26:20 -07:00 |
|
|
Henry Cook
|
6a69d7d7b5
|
pass closure to generate bank addr
|
2013-05-23 14:58:19 -07:00 |
|
 Yunsup Lee
|
26ed805862
|
push chisel,riscv-rocket,uncore
linux kernel boots!
|
2013-05-21 19:00:40 -07:00 |
|
|
Yunsup Lee
|
f3c78abc2b
|
push riscv-tests
|
2013-05-16 00:51:02 -07:00 |
|
|
Yunsup Lee
|
e77bde71d0
|
push riscv-tools
|
2013-05-15 12:03:52 -07:00 |
|
|
Yunsup Lee
|
f0b0867f5a
|
push riscv-tests
|
2013-05-13 19:22:28 -07:00 |
|
|
Yunsup Lee
|
f13605d2f5
|
push riscv-tools
|
2013-05-13 19:14:57 -07:00 |
|
|
Yunsup Lee
|
7ba3ab03e2
|
update README
|
2013-05-13 11:19:55 -07:00 |
|
|
Yunsup Lee
|
5b55cc93af
|
add submodule riscv-tools
|
2013-05-10 11:53:55 -07:00 |
|
|
Andrew Waterman
|
e8fcdb56a6
|
update chisel to work around xilinx ise bug
|
2013-05-03 01:47:15 -07:00 |
|
|
Andrew Waterman
|
d825c9d6e9
|
make fpga Makefile work with updated Makefrag
|
2013-05-02 05:09:45 -07:00 |
|
|
Andrew Waterman
|
cfa86dba4f
|
add FPGA test bench
The memory models now support back pressure on the response.
|
2013-05-02 04:59:32 -07:00 |
|
|
Andrew Waterman
|
d2e1828714
|
gracefully kill htif thread, fixing tty stuff
|
2013-05-02 04:59:32 -07:00 |
|
|
Yunsup Lee
|
a86ad08c1e
|
commit awesome vlsi/energy scripts
|
2013-05-01 02:59:11 -07:00 |
|
|
Andrew Waterman
|
50bd9a08a7
|
resynchronize fpga uncore
|
2013-05-01 01:12:47 -07:00 |
|
|
Yunsup Lee
|
a2f584e928
|
add riscv-tests, get rid of riscv-asmtests-bmarks
|
2013-04-29 19:29:51 -07:00 |
|
|
Yunsup Lee
|
7fe052e1bf
|
update README
|
2013-04-24 02:05:28 -07:00 |
|
|
Yunsup Lee
|
9114012def
|
assmebly tests are now built from riscv-tests
|
2013-04-24 01:59:14 -07:00 |
|
|
Yunsup Lee
|
93df795e48
|
change LLC leaf SRAM size
|
2013-04-22 11:06:50 -07:00 |
|
|
Andrew Waterman
|
7f5282d355
|
replace RDNPC with AUIPC
|
2013-04-22 04:21:46 -07:00 |
|
 Huy Vo
|
2ac3fd5306
|
get rid of init_node
|
2013-04-20 01:36:32 -07:00 |
|
|
Huy Vo
|
0d87e3bacc
|
fixed init pin generation
|
2013-04-20 00:38:01 -07:00 |
|
|
Henry Cook
|
a01cdf95fd
|
tell physical networks carring cache lines to lock arbitration for REFILL_CYCLES pumps
|
2013-04-10 13:53:27 -07:00 |
|
|
Henry Cook
|
d7982bf27f
|
bump uncore for grant fix
|
2013-04-09 14:29:49 -07:00 |
|
|
Andrew Waterman
|
7ea782fd22
|
add LR/SC
|
2013-04-07 19:36:15 -07:00 |
|
|
Henry Cook
|
c6b56c5f25
|
bump rocket for coherence bug fix
|
2013-04-04 15:52:20 -07:00 |
|
|
Henry Cook
|
9d5e97d89e
|
override io in LogicalNetwork
|
2013-03-28 14:10:20 -07:00 |
|
|
Henry Cook
|
16ad8a7e9c
|
Fixes after merge
|
2013-03-25 19:14:38 -07:00 |
|
 Andrew Waterman
|
8e926f8d79
|
remove aborts
|
2013-03-25 17:01:46 -07:00 |
|
|
Henry Cook
|
eec590c1bf
|
Added support for multiple L2 banks. Moved tile IO queueing.
|
2013-03-25 17:01:46 -07:00 |
|
|
Henry Cook
|
806f897fc4
|
nTiles -> nClients in LogicalNetworkConfig
|
2013-03-25 17:01:46 -07:00 |
|
|
Andrew Waterman
|
ce4c1aa566
|
remove aborts
|
2013-03-25 17:01:46 -07:00 |
|
|
Henry Cook
|
cf76665d09
|
writebacks on release network pass asm tests and bmarks
|
2013-03-25 17:01:46 -07:00 |
|
|
Henry Cook
|
a0dc8d52d6
|
using new network and l2 controller
|
2013-03-25 17:01:46 -07:00 |
|
|
Andrew Waterman
|
def11e44b8
|
don't pipe stdout to vcd2vpd
|
2013-03-25 17:01:13 -07:00 |
|
|
Andrew Waterman
|
ef4927c9ad
|
use a named pipe for VCD -> VPD conversion
|
2013-03-25 16:19:19 -07:00 |
|
|
Yunsup Lee
|
bc140ce9bc
|
add vec_{vvadd,cmplxmult,matmul} bmarks
|
2013-03-19 00:43:51 -07:00 |
|
|
Yunsup Lee
|
9efe71412f
|
add DRAMSideLLCNull
|
2013-03-19 00:43:34 -07:00 |
|
|
Andrew Waterman
|
c6695bee7c
|
fix emulator HTIF interface bug
|
2013-02-20 16:11:21 -08:00 |
|
|
Andrew Waterman
|
fc26150933
|
update to new Mem style
|
2013-02-20 16:10:47 -08:00 |
|
 Eric Love
|
17b8654042
|
Merge branch 'master' of github.com:ucb-bar/reference-chip
|
2013-02-12 12:47:03 -06:00 |
|
|
Yunsup Lee
|
61b18a6722
|
push rocket,hwacha,uncore
|
2013-02-09 01:05:51 -08:00 |
|
|
Andrew Waterman
|
dbb61306f0
|
randomize coreid mapping
|
2013-01-26 16:13:14 -08:00 |
|
|
Andrew Waterman
|
4077b22929
|
include fesvr as a library; improve harnesses
|
2013-01-24 23:57:23 -08:00 |
|
|
Yunsup Lee
|
f37b9d9a7d
|
fix dramsim2 memory model to wrap around
- there was a problem when the I$ speculatively fetched an instruction from an illegal address
|
2013-01-23 01:40:15 -08:00 |
|