riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

add LR/SC

Browse Source
This commit is contained in:
Andrew Waterman
2013-04-07 19:35:51 -07:00
parent c6b56c5f25
commit 7ea782fd22
3 changed files with 3 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
Makefrag
View File

@ -20,6 +20,7 @@ libdramsim.a: $(DRAMSIM_OBJS)
global_tstdir = $(basedir)/riscv-asmtests-bmarks/riscv-tests
global_asm_tests = \
riscv_ipi \
riscv_lrsc \
riscv_add \
riscv_addi \
riscv_amoadd_d \

2
riscv-rocket

Submodule riscv-rocket updated: b9e6abf3de...31a4ad984c

2
uncore

Submodule uncore updated: 1f89e568ac...ccc4badd15