Wesley W. Terpstra
|
5f7fa3dae5
|
regression: remove illegal test which reuses the same ID
|
2016-11-18 16:18:33 -08:00 |
|
Wesley W. Terpstra
|
a6188efc41
|
rocketchip: break infinite Config loops
|
2016-11-18 16:18:33 -08:00 |
|
Wesley W. Terpstra
|
37a3c22639
|
rocketchip: move from using cde to config
|
2016-11-18 16:18:33 -08:00 |
|
Wesley W. Terpstra
|
40daea2e15
|
util: Config scheme supporting up with ++
|
2016-11-18 16:18:30 -08:00 |
|
Wesley W. Terpstra
|
e5febcfa33
|
rocketchip: there are no more useful parameters to dump
|
2016-11-18 14:31:42 -08:00 |
|
Wesley W. Terpstra
|
30425d1665
|
rocketchip: eliminate all Knobs
|
2016-11-18 14:31:42 -08:00 |
|
Wesley W. Terpstra
|
119ccae9af
|
rocketchip: don't use explicit cde namespace
|
2016-11-18 14:31:42 -08:00 |
|
Henry Cook
|
5bd343bac8
|
[rocket] d_last && d.fire() => d_done
|
2016-11-17 18:42:59 -08:00 |
|
Henry Cook
|
1ddccb1b33
|
[rocket] add TODO for single cycle ack
|
2016-11-17 18:42:59 -08:00 |
|
Henry Cook
|
94086f2270
|
[tl2] broadcast hub probe port width bugfix
|
2016-11-17 18:42:59 -08:00 |
|
Henry Cook
|
960c2723ab
|
[tl2] MemoryOpCategories: use def to supply Cat'd consts
|
2016-11-17 18:42:59 -08:00 |
|
Wesley W. Terpstra
|
179c93db42
|
tilelink2 broadcast: make it controlled via Config
|
2016-11-17 17:26:49 -08:00 |
|
Wesley W. Terpstra
|
f4ca5ea1f3
|
rocketchip: match simulated memory width to ExtMem.beatBytes
|
2016-11-17 15:40:47 -08:00 |
|
Wesley W. Terpstra
|
12d0d8bea2
|
rocketchip: remove obsolete bus configuration
|
2016-11-17 14:30:15 -08:00 |
|
Wesley W. Terpstra
|
c82b371354
|
rocketchip: remove obsolete TL1 config
|
2016-11-17 14:24:45 -08:00 |
|
Wesley W. Terpstra
|
dfc3a0dafb
|
tilelink2: do not depend on obsolete TL1 configuration
|
2016-11-17 14:07:53 -08:00 |
|
Wesley W. Terpstra
|
8a0ecdaaad
|
groundtest: ComparatorConfig lives again
|
2016-11-17 11:07:49 -08:00 |
|
Henry Cook
|
92e233d596
|
[groundtest] testramaddr constant in package
|
2016-11-16 18:42:56 -08:00 |
|
Henry Cook
|
e1992d7c55
|
[rocket] grant addr bugfix
|
2016-11-16 18:12:06 -08:00 |
|
Henry Cook
|
84f249bd03
|
[rocketchip] BigInt cast
|
2016-11-16 18:11:06 -08:00 |
|
Henry Cook
|
da7ecfd189
|
[rocket] probeack vs probeackdata bugfix
|
2016-11-16 17:27:02 -08:00 |
|
Henry Cook
|
75d4347192
|
[groundtest] runs tests with new coreplex and top
|
2016-11-16 17:05:53 -08:00 |
|
Henry Cook
|
24e3216fcf
|
coreplex: allow zero interrupt sink/sources
|
2016-11-16 16:50:36 -08:00 |
|
Henry Cook
|
479bc82f03
|
tilelink2 Broadcast: improve bufferless throughput
|
2016-11-16 16:50:36 -08:00 |
|
Henry Cook
|
408e78e35e
|
rocketchip Periphery: ExtMem and ExtBus Configs
|
2016-11-16 16:50:30 -08:00 |
|
Henry Cook
|
1f51564577
|
[rocket] dcache probe ack data bugfix
|
2016-11-16 14:25:21 -08:00 |
|
Henry Cook
|
66a2c5544e
|
[rocket] L1D acquire addr bugfix
|
2016-11-16 13:38:52 -08:00 |
|
Henry Cook
|
c5e03c9c76
|
[rocket] dcache release addr bugfix
|
2016-11-16 13:14:51 -08:00 |
|
Wesley W. Terpstra
|
06a7b95d0d
|
tilelink2 broadcast: support bufferless Config
|
2016-11-16 12:25:11 -08:00 |
|
Wesley W. Terpstra
|
3703ed39f7
|
groundtest: PTW needs atomics
|
2016-11-16 12:16:54 -08:00 |
|
Wesley W. Terpstra
|
5d2e637a4a
|
tilelink2 Legacy: uncached TL never needs manager_xact_id
|
2016-11-16 12:16:25 -08:00 |
|
Wesley W. Terpstra
|
10e459fedb
|
rocket: change connection between rocketchip and coreplex
* rtc and dtm are now crossed half-and-half on the two sides
* groundtest no longer uses riscv platform traits
|
2016-11-15 18:27:52 -08:00 |
|
Henry Cook
|
2d68f12115
|
[tl2] give groundtest tile some output nodes
|
2016-11-14 18:09:40 -08:00 |
|
Wesley W. Terpstra
|
ab3dafb8bc
|
Monitor: restore Probe&Acquire checks
|
2016-11-14 15:36:52 -08:00 |
|
Wesley W. Terpstra
|
385b5d5698
|
axi4: default should be GET_EFFECTS
|
2016-11-14 15:19:39 -08:00 |
|
Henry Cook
|
0e30364f56
|
WIP
|
2016-11-14 13:39:01 -08:00 |
|
Henry Cook
|
c0efd247b0
|
[tl2] expand firstlast api and L1WB bugfix
|
2016-11-14 12:12:31 -08:00 |
|
Henry Cook
|
b7730d66f2
|
WIP bugfixes: run until corrupted WB data (beats repeated)
|
2016-11-11 18:34:48 -08:00 |
|
Henry Cook
|
71315d5cf5
|
WIP scala compile and firrtl elaborate; monitor error
|
2016-11-11 13:07:45 -08:00 |
|
Henry Cook
|
afa1a6d549
|
WIP uncore and rocket changes compile
|
2016-11-10 15:57:29 -08:00 |
|
Wesley W. Terpstra
|
32fd11935c
|
rocketchip: use TL2 and AXI4 for memory subsytem
|
2016-11-04 13:36:47 -07:00 |
|
Wesley W. Terpstra
|
9d77e34bee
|
tilelink2 Filter: make transfer cap robust against large filters
|
2016-11-04 13:35:36 -07:00 |
|
Wesley W. Terpstra
|
4a2cf6431b
|
coreplex: make 'mem' port an Option until we can use a Seq
|
2016-11-04 13:35:36 -07:00 |
|
Wesley W. Terpstra
|
8f757a9135
|
coreplex: rename BankedL2 trait to BankedL2CoherenceManagers
|
2016-11-04 13:35:36 -07:00 |
|
Wesley W. Terpstra
|
b8df59f43b
|
tilelink2 Broadcast: support "bufferless" implementation
|
2016-11-04 13:35:36 -07:00 |
|
Wesley W. Terpstra
|
14800f8fb4
|
tilelink2 Broadcast: only support caching readable devices
|
2016-11-04 13:35:36 -07:00 |
|
Wesley W. Terpstra
|
d03046d11c
|
coreplex: fix BankedL2 line width
|
2016-11-04 13:35:36 -07:00 |
|
Wesley W. Terpstra
|
ea602790a8
|
Merge pull request #432 from ucb-bar/tl2-address-filtering
Tl2 address filtering
|
2016-11-04 00:12:43 -07:00 |
|
Wesley W. Terpstra
|
da3cc3b299
|
coreplex: TileLink2 l1tol2 memory channels
|
2016-11-03 22:18:28 -07:00 |
|
Wesley W. Terpstra
|
0f3947bb86
|
tilelink2 Broadcast: add special case handling for 0 cached clients
|
2016-11-03 22:18:28 -07:00 |
|