2012-09-27 21:59:45 +02:00
|
|
|
package uncore
|
2012-04-03 21:03:05 +02:00
|
|
|
import Chisel._
|
|
|
|
|
2014-04-27 04:11:36 +02:00
|
|
|
trait CoherenceAgentConfiguration {
|
|
|
|
def tl: TileLinkConfiguration
|
|
|
|
def nReleaseTransactions: Int
|
|
|
|
def nAcquireTransactions: Int
|
|
|
|
}
|
|
|
|
|
|
|
|
abstract class CoherenceAgent(implicit conf: CoherenceAgentConfiguration) extends Module {
|
2013-01-17 08:57:35 +01:00
|
|
|
val io = new Bundle {
|
2014-04-30 01:49:18 +02:00
|
|
|
val inner = (new TileLinkIO()(conf.tl)).flip
|
|
|
|
val outer = new UncachedTileLinkIO()(conf.tl)
|
2014-04-27 04:11:36 +02:00
|
|
|
val incoherent = Vec.fill(conf.tl.ln.nClients){Bool()}.asInput
|
2013-01-17 08:57:35 +01:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2014-04-27 04:11:36 +02:00
|
|
|
case class L2CoherenceAgentConfiguration(
|
|
|
|
val tl: TileLinkConfiguration,
|
|
|
|
val nReleaseTransactions: Int,
|
|
|
|
val nAcquireTransactions: Int) extends CoherenceAgentConfiguration
|
2013-08-02 23:55:06 +02:00
|
|
|
|
2014-04-27 04:11:36 +02:00
|
|
|
class L2CoherenceAgent(bankId: Int)(implicit conf: CoherenceAgentConfiguration)
|
|
|
|
extends CoherenceAgent {
|
2013-08-02 23:55:06 +02:00
|
|
|
implicit val (tl, ln, co) = (conf.tl, conf.tl.ln, conf.tl.co)
|
|
|
|
|
|
|
|
// Create SHRs for outstanding transactions
|
|
|
|
val nTrackers = conf.nReleaseTransactions + conf.nAcquireTransactions
|
2013-08-12 19:36:44 +02:00
|
|
|
val trackerList = (0 until conf.nReleaseTransactions).map(id => Module(new VoluntaryReleaseTracker(id, bankId))) ++
|
|
|
|
(conf.nReleaseTransactions until nTrackers).map(id => Module(new AcquireTracker(id, bankId)))
|
2013-01-17 08:57:35 +01:00
|
|
|
|
2013-08-02 23:55:06 +02:00
|
|
|
// Propagate incoherence flags
|
2013-03-20 22:10:16 +01:00
|
|
|
trackerList.map(_.io.tile_incoherent := io.incoherent.toBits)
|
2013-01-17 08:57:35 +01:00
|
|
|
|
2013-03-26 00:20:12 +01:00
|
|
|
// Handle acquire transaction initiation
|
2014-04-30 01:49:18 +02:00
|
|
|
val acquire = io.inner.acquire
|
2013-01-29 01:39:45 +01:00
|
|
|
val any_acquire_conflict = trackerList.map(_.io.has_acquire_conflict).reduce(_||_)
|
2013-04-10 22:46:31 +02:00
|
|
|
val block_acquires = any_acquire_conflict
|
2013-01-17 08:57:35 +01:00
|
|
|
|
2013-08-12 19:36:44 +02:00
|
|
|
val alloc_arb = Module(new Arbiter(Bool(), trackerList.size))
|
2013-03-20 22:10:16 +01:00
|
|
|
for( i <- 0 until trackerList.size ) {
|
2014-04-30 01:49:18 +02:00
|
|
|
val t = trackerList(i).io.inner
|
2014-03-29 18:53:49 +01:00
|
|
|
alloc_arb.io.in(i).valid := t.acquire.ready
|
|
|
|
t.acquire.bits := acquire.bits
|
|
|
|
t.acquire.valid := alloc_arb.io.in(i).ready
|
2013-01-17 08:57:35 +01:00
|
|
|
}
|
2014-04-30 01:49:18 +02:00
|
|
|
acquire.ready := trackerList.map(_.io.inner.acquire.ready).reduce(_||_) && !block_acquires
|
2014-03-29 18:53:49 +01:00
|
|
|
alloc_arb.io.out.ready := acquire.valid && !block_acquires
|
2013-01-17 08:57:35 +01:00
|
|
|
|
|
|
|
// Handle probe request generation
|
2013-09-11 01:15:41 +02:00
|
|
|
val probe_arb = Module(new Arbiter(new LogicalNetworkIO(new Probe), trackerList.size))
|
2014-04-30 01:49:18 +02:00
|
|
|
io.inner.probe <> probe_arb.io.out
|
|
|
|
probe_arb.io.in zip trackerList map { case (arb, t) => arb <> t.io.inner.probe }
|
2013-01-17 08:57:35 +01:00
|
|
|
|
2013-04-09 23:09:36 +02:00
|
|
|
// Handle releases, which might be voluntary and might have data
|
2014-04-30 01:49:18 +02:00
|
|
|
val release = io.inner.release
|
2014-03-29 18:53:49 +01:00
|
|
|
val voluntary = co.isVoluntary(release.bits.payload)
|
2013-01-29 01:39:45 +01:00
|
|
|
val any_release_conflict = trackerList.tail.map(_.io.has_release_conflict).reduce(_||_)
|
2013-04-10 22:46:31 +02:00
|
|
|
val block_releases = Bool(false)
|
2013-08-12 19:36:44 +02:00
|
|
|
val conflict_idx = Vec(trackerList.map(_.io.has_release_conflict)).lastIndexWhere{b: Bool => b}
|
|
|
|
//val release_idx = Mux(voluntary, Mux(any_release_conflict, conflict_idx, UInt(0)), release.bits.payload.master_xact_id) // TODO: Add merging logic to allow allocated AcquireTracker to handle conflicts, send all necessary grants, use first sufficient response
|
2014-03-29 18:53:49 +01:00
|
|
|
val release_idx = Mux(voluntary, UInt(0), release.bits.payload.master_xact_id)
|
2013-03-20 22:10:16 +01:00
|
|
|
for( i <- 0 until trackerList.size ) {
|
2014-04-30 01:49:18 +02:00
|
|
|
val t = trackerList(i).io.inner
|
2014-03-29 18:53:49 +01:00
|
|
|
t.release.bits := release.bits
|
|
|
|
t.release.valid := release.valid && (release_idx === UInt(i)) && !block_releases
|
2013-01-17 08:57:35 +01:00
|
|
|
}
|
2014-04-30 01:49:18 +02:00
|
|
|
release.ready := Vec(trackerList.map(_.io.inner.release.ready)).read(release_idx) && !block_releases
|
2013-01-17 08:57:35 +01:00
|
|
|
|
|
|
|
// Reply to initial requestor
|
2013-09-11 01:15:41 +02:00
|
|
|
val grant_arb = Module(new Arbiter(new LogicalNetworkIO(new Grant), trackerList.size))
|
2014-04-30 01:49:18 +02:00
|
|
|
io.inner.grant <> grant_arb.io.out
|
|
|
|
grant_arb.io.in zip trackerList map { case (arb, t) => arb <> t.io.inner.grant }
|
2013-01-17 08:57:35 +01:00
|
|
|
|
|
|
|
// Free finished transactions
|
2014-04-30 01:49:18 +02:00
|
|
|
val ack = io.inner.finish
|
|
|
|
trackerList.map(_.io.inner.finish.valid := ack.valid)
|
|
|
|
trackerList.map(_.io.inner.finish.bits := ack.bits)
|
2013-01-23 05:09:21 +01:00
|
|
|
ack.ready := Bool(true)
|
2013-01-17 08:57:35 +01:00
|
|
|
|
|
|
|
// Create an arbiter for the one memory port
|
2013-08-12 19:36:44 +02:00
|
|
|
val outer_arb = Module(new UncachedTileLinkIOArbiterThatPassesId(trackerList.size))
|
2014-04-30 01:49:18 +02:00
|
|
|
outer_arb.io.in zip trackerList map { case(arb, t) => arb <> t.io.outer }
|
|
|
|
io.outer <> outer_arb.io.out
|
2013-01-17 08:57:35 +01:00
|
|
|
}
|
|
|
|
|
2013-01-29 01:39:45 +01:00
|
|
|
|
2014-04-27 04:11:36 +02:00
|
|
|
abstract class XactTracker()(implicit conf: CoherenceAgentConfiguration) extends Module {
|
2013-08-02 23:55:06 +02:00
|
|
|
implicit val (tl, ln, co) = (conf.tl, conf.tl.ln, conf.tl.co)
|
2013-01-17 08:57:35 +01:00
|
|
|
val io = new Bundle {
|
2014-04-30 01:49:18 +02:00
|
|
|
val inner = (new TileLinkIO).flip
|
|
|
|
val outer = new UncachedTileLinkIO
|
2013-08-02 23:55:06 +02:00
|
|
|
val tile_incoherent = Bits(INPUT, ln.nClients)
|
2013-03-20 22:10:16 +01:00
|
|
|
val has_acquire_conflict = Bool(OUTPUT)
|
|
|
|
val has_release_conflict = Bool(OUTPUT)
|
2013-01-29 01:39:45 +01:00
|
|
|
}
|
2014-03-29 18:53:49 +01:00
|
|
|
|
2014-04-30 01:49:18 +02:00
|
|
|
val c_acq = io.inner.acquire.bits
|
|
|
|
val c_rel = io.inner.release.bits
|
|
|
|
val c_gnt = io.inner.grant.bits
|
|
|
|
val c_ack = io.inner.finish.bits
|
|
|
|
val m_gnt = io.outer.grant.bits
|
2014-03-29 18:53:49 +01:00
|
|
|
|
2013-01-29 01:39:45 +01:00
|
|
|
}
|
|
|
|
|
2014-04-27 04:11:36 +02:00
|
|
|
class VoluntaryReleaseTracker(trackerId: Int, bankId: Int)(implicit conf: CoherenceAgentConfiguration)
|
|
|
|
extends XactTracker()(conf) {
|
2013-09-10 19:54:51 +02:00
|
|
|
val s_idle :: s_mem :: s_ack :: s_busy :: Nil = Enum(UInt(), 4)
|
2013-08-16 00:27:38 +02:00
|
|
|
val state = Reg(init=s_idle)
|
2013-01-29 01:39:45 +01:00
|
|
|
val xact = Reg{ new Release }
|
2014-03-29 18:53:49 +01:00
|
|
|
val init_client_id = Reg(init=UInt(0, width = log2Up(ln.nClients)))
|
2014-04-30 01:49:18 +02:00
|
|
|
val incoming_rel = io.inner.release.bits
|
2013-01-29 01:39:45 +01:00
|
|
|
|
|
|
|
io.has_acquire_conflict := Bool(false)
|
2014-03-29 18:53:49 +01:00
|
|
|
io.has_release_conflict := co.isCoherenceConflict(xact.addr, incoming_rel.payload.addr) &&
|
|
|
|
(state != s_idle)
|
2013-03-20 22:10:16 +01:00
|
|
|
|
2014-04-30 01:49:18 +02:00
|
|
|
io.outer.grant.ready := Bool(false)
|
|
|
|
io.outer.acquire.valid := Bool(false)
|
|
|
|
io.outer.acquire.bits.header.src := UInt(bankId)
|
|
|
|
//io.outer.acquire.bits.header.dst TODO
|
|
|
|
io.outer.acquire.bits.payload := Acquire(co.getUncachedWriteAcquireType,
|
2014-03-29 18:53:49 +01:00
|
|
|
xact.addr,
|
|
|
|
UInt(trackerId),
|
|
|
|
xact.data)
|
2014-04-30 01:49:18 +02:00
|
|
|
io.inner.acquire.ready := Bool(false)
|
|
|
|
io.inner.probe.valid := Bool(false)
|
|
|
|
io.inner.release.ready := Bool(false)
|
|
|
|
io.inner.grant.valid := Bool(false)
|
|
|
|
io.inner.grant.bits.header.src := UInt(bankId)
|
|
|
|
io.inner.grant.bits.header.dst := init_client_id
|
|
|
|
io.inner.grant.bits.payload := Grant(co.getGrantType(xact, UInt(0)),
|
2014-03-29 18:53:49 +01:00
|
|
|
xact.client_xact_id,
|
|
|
|
UInt(trackerId))
|
2013-01-29 01:39:45 +01:00
|
|
|
|
|
|
|
switch (state) {
|
|
|
|
is(s_idle) {
|
2014-04-30 01:49:18 +02:00
|
|
|
io.inner.release.ready := Bool(true)
|
|
|
|
when( io.inner.release.valid ) {
|
2014-03-29 18:53:49 +01:00
|
|
|
xact := incoming_rel.payload
|
|
|
|
init_client_id := incoming_rel.header.src
|
|
|
|
state := Mux(co.messageHasData(incoming_rel.payload), s_mem, s_ack)
|
2013-01-29 01:39:45 +01:00
|
|
|
}
|
|
|
|
}
|
|
|
|
is(s_mem) {
|
2014-04-30 01:49:18 +02:00
|
|
|
io.outer.acquire.valid := Bool(true)
|
|
|
|
when(io.outer.acquire.ready) { state := s_ack }
|
2013-01-29 01:39:45 +01:00
|
|
|
}
|
|
|
|
is(s_ack) {
|
2014-04-30 01:49:18 +02:00
|
|
|
io.inner.grant.valid := Bool(true)
|
|
|
|
when(io.inner.grant.ready) { state := s_idle }
|
2013-01-29 01:39:45 +01:00
|
|
|
}
|
2013-01-17 08:57:35 +01:00
|
|
|
}
|
2013-01-29 01:39:45 +01:00
|
|
|
}
|
2013-01-17 08:57:35 +01:00
|
|
|
|
2014-04-27 04:11:36 +02:00
|
|
|
class AcquireTracker(trackerId: Int, bankId: Int)(implicit conf: CoherenceAgentConfiguration)
|
|
|
|
extends XactTracker()(conf) {
|
2014-03-29 18:53:49 +01:00
|
|
|
val s_idle :: s_probe :: s_mem_read :: s_mem_write :: s_make_grant :: s_busy :: Nil = Enum(UInt(), 6)
|
2013-08-16 00:27:38 +02:00
|
|
|
val state = Reg(init=s_idle)
|
2013-01-22 02:17:26 +01:00
|
|
|
val xact = Reg{ new Acquire }
|
2014-03-29 18:53:49 +01:00
|
|
|
val init_client_id = Reg(init=UInt(0, width = log2Up(ln.nClients)))
|
2013-01-17 08:57:35 +01:00
|
|
|
//TODO: Will need id reg for merged release xacts
|
2014-03-29 18:53:49 +01:00
|
|
|
|
|
|
|
val init_sharer_cnt = Reg(init=UInt(0, width = log2Up(ln.nClients)))
|
2013-08-16 00:27:38 +02:00
|
|
|
val release_count = if (ln.nClients == 1) UInt(0) else Reg(init=UInt(0, width = log2Up(ln.nClients)))
|
|
|
|
val probe_flags = Reg(init=Bits(0, width = ln.nClients))
|
2013-03-26 00:20:12 +01:00
|
|
|
val curr_p_id = PriorityEncoder(probe_flags)
|
2014-03-29 18:53:49 +01:00
|
|
|
|
|
|
|
val pending_outer_write = co.messageHasData(xact)
|
2014-05-28 22:35:08 +02:00
|
|
|
val pending_outer_read = co.requiresOuterRead(xact.a_type)
|
2014-03-29 18:53:49 +01:00
|
|
|
val outer_write_acq = Acquire(co.getUncachedWriteAcquireType,
|
|
|
|
xact.addr, UInt(trackerId), xact.data)
|
|
|
|
val outer_write_rel = Acquire(co.getUncachedWriteAcquireType,
|
|
|
|
xact.addr, UInt(trackerId), c_rel.payload.data)
|
|
|
|
val outer_read = Acquire(co.getUncachedReadAcquireType, xact.addr, UInt(trackerId))
|
|
|
|
|
2013-08-02 23:55:06 +02:00
|
|
|
val probe_initial_flags = Bits(width = ln.nClients)
|
2013-01-23 05:09:21 +01:00
|
|
|
probe_initial_flags := Bits(0)
|
2013-08-02 23:55:06 +02:00
|
|
|
if (ln.nClients > 1) {
|
2013-01-17 08:57:35 +01:00
|
|
|
// issue self-probes for uncached read xacts to facilitate I$ coherence
|
2014-04-30 01:49:18 +02:00
|
|
|
val probe_self = Bool(true) //co.needsSelfProbe(io.inner.acquire.bits.payload)
|
2014-03-29 18:53:49 +01:00
|
|
|
val myflag = Mux(probe_self, Bits(0), UIntToOH(c_acq.header.src(log2Up(ln.nClients)-1,0)))
|
2013-01-23 05:09:21 +01:00
|
|
|
probe_initial_flags := ~(io.tile_incoherent | myflag)
|
2013-01-17 08:57:35 +01:00
|
|
|
}
|
|
|
|
|
2014-03-29 18:53:49 +01:00
|
|
|
io.has_acquire_conflict := co.isCoherenceConflict(xact.addr, c_acq.payload.addr) && (state != s_idle)
|
|
|
|
io.has_release_conflict := co.isCoherenceConflict(xact.addr, c_rel.payload.addr) && (state != s_idle)
|
|
|
|
|
2014-04-30 01:49:18 +02:00
|
|
|
io.outer.acquire.valid := Bool(false)
|
|
|
|
io.outer.acquire.bits.header.src := UInt(bankId)
|
|
|
|
//io.outer.acquire.bits.header.dst TODO
|
|
|
|
io.outer.acquire.bits.payload := outer_read
|
|
|
|
io.outer.grant.ready := io.inner.grant.ready
|
2014-03-29 18:53:49 +01:00
|
|
|
|
2014-04-30 01:49:18 +02:00
|
|
|
io.inner.probe.valid := Bool(false)
|
|
|
|
io.inner.probe.bits.header.src := UInt(bankId)
|
|
|
|
io.inner.probe.bits.header.dst := curr_p_id
|
2014-05-28 22:35:08 +02:00
|
|
|
io.inner.probe.bits.payload := Probe(co.getProbeType(xact.a_type, co.masterMetadataOnFlush),
|
2014-03-29 18:53:49 +01:00
|
|
|
xact.addr,
|
|
|
|
UInt(trackerId))
|
|
|
|
|
|
|
|
val grant_type = co.getGrantType(xact.a_type, init_sharer_cnt)
|
2014-04-30 01:49:18 +02:00
|
|
|
io.inner.grant.valid := Bool(false)
|
|
|
|
io.inner.grant.bits.header.src := UInt(bankId)
|
|
|
|
io.inner.grant.bits.header.dst := init_client_id
|
|
|
|
io.inner.grant.bits.payload := Grant(grant_type,
|
2014-03-29 18:53:49 +01:00
|
|
|
xact.client_xact_id,
|
|
|
|
UInt(trackerId),
|
|
|
|
m_gnt.payload.data)
|
|
|
|
|
2014-04-30 01:49:18 +02:00
|
|
|
io.inner.acquire.ready := Bool(false)
|
|
|
|
io.inner.release.ready := Bool(false)
|
2013-01-17 08:57:35 +01:00
|
|
|
|
|
|
|
switch (state) {
|
|
|
|
is(s_idle) {
|
2014-04-30 01:49:18 +02:00
|
|
|
io.inner.acquire.ready := Bool(true)
|
2014-03-29 18:53:49 +01:00
|
|
|
val needs_outer_write = co.messageHasData(c_acq.payload)
|
2014-05-28 22:35:08 +02:00
|
|
|
val needs_outer_read = co.requiresOuterRead(c_acq.payload.a_type)
|
2014-04-30 01:49:18 +02:00
|
|
|
when( io.inner.acquire.valid ) {
|
2014-03-29 18:53:49 +01:00
|
|
|
xact := c_acq.payload
|
|
|
|
init_client_id := c_acq.header.src
|
|
|
|
init_sharer_cnt := UInt(ln.nClients) // TODO: Broadcast only
|
2013-01-23 05:09:21 +01:00
|
|
|
probe_flags := probe_initial_flags
|
2013-08-02 23:55:06 +02:00
|
|
|
if(ln.nClients > 1) {
|
2013-01-23 05:09:21 +01:00
|
|
|
release_count := PopCount(probe_initial_flags)
|
2014-03-29 18:53:49 +01:00
|
|
|
state := Mux(probe_initial_flags.orR, s_probe,
|
|
|
|
Mux(needs_outer_write, s_mem_write,
|
|
|
|
Mux(needs_outer_read, s_mem_read, s_make_grant)))
|
|
|
|
} else state := Mux(needs_outer_write, s_mem_write,
|
|
|
|
Mux(needs_outer_read, s_mem_read, s_make_grant))
|
2013-01-17 08:57:35 +01:00
|
|
|
}
|
|
|
|
}
|
|
|
|
is(s_probe) {
|
2014-03-29 18:53:49 +01:00
|
|
|
// Generate probes
|
2014-04-30 01:49:18 +02:00
|
|
|
io.inner.probe.valid := probe_flags.orR
|
|
|
|
when(io.inner.probe.ready) {
|
2013-08-12 19:36:44 +02:00
|
|
|
probe_flags := probe_flags & ~(UIntToOH(curr_p_id))
|
2013-01-17 08:57:35 +01:00
|
|
|
}
|
2014-03-29 18:53:49 +01:00
|
|
|
|
|
|
|
// Handle releases, which may have data to be written back
|
2014-04-30 01:49:18 +02:00
|
|
|
when(io.inner.release.valid) {
|
2014-03-29 18:53:49 +01:00
|
|
|
when(co.messageHasData(c_rel.payload)) {
|
2014-04-30 01:49:18 +02:00
|
|
|
io.outer.acquire.valid := Bool(true)
|
|
|
|
io.outer.acquire.bits.payload := outer_write_rel
|
|
|
|
when(io.outer.acquire.ready) {
|
|
|
|
io.inner.release.ready := Bool(true)
|
2014-03-29 18:53:49 +01:00
|
|
|
if(ln.nClients > 1) release_count := release_count - UInt(1)
|
|
|
|
when(release_count === UInt(1)) {
|
|
|
|
state := Mux(pending_outer_write, s_mem_write,
|
|
|
|
Mux(pending_outer_read, s_mem_read, s_make_grant))
|
|
|
|
}
|
|
|
|
}
|
|
|
|
} .otherwise {
|
2014-04-30 01:49:18 +02:00
|
|
|
io.inner.release.ready := Bool(true)
|
2014-03-29 18:53:49 +01:00
|
|
|
if(ln.nClients > 1) release_count := release_count - UInt(1)
|
|
|
|
when(release_count === UInt(1)) {
|
|
|
|
state := Mux(pending_outer_write, s_mem_write,
|
|
|
|
Mux(pending_outer_read, s_mem_read, s_make_grant))
|
|
|
|
}
|
2013-04-10 22:46:31 +02:00
|
|
|
}
|
2013-01-17 08:57:35 +01:00
|
|
|
}
|
2014-03-29 18:53:49 +01:00
|
|
|
}
|
|
|
|
is(s_mem_read) {
|
2014-04-30 01:49:18 +02:00
|
|
|
io.outer.acquire.valid := Bool(true)
|
|
|
|
io.outer.acquire.bits.payload := outer_read
|
|
|
|
when(io.outer.acquire.ready) {
|
2014-03-29 18:53:49 +01:00
|
|
|
state := Mux(co.requiresAckForGrant(grant_type), s_busy, s_idle)
|
2013-04-30 03:47:37 +02:00
|
|
|
}
|
2013-01-17 08:57:35 +01:00
|
|
|
}
|
2014-03-29 18:53:49 +01:00
|
|
|
is(s_mem_write) {
|
2014-04-30 01:49:18 +02:00
|
|
|
io.outer.acquire.valid := Bool(true)
|
|
|
|
io.outer.acquire.bits.payload := outer_write_acq
|
|
|
|
when(io.outer.acquire.ready) {
|
2014-03-29 18:53:49 +01:00
|
|
|
state := Mux(pending_outer_read, s_mem_read, s_make_grant)
|
2013-01-17 08:57:35 +01:00
|
|
|
}
|
|
|
|
}
|
2014-03-29 18:53:49 +01:00
|
|
|
is(s_make_grant) {
|
2014-04-30 01:49:18 +02:00
|
|
|
io.inner.grant.valid := Bool(true)
|
|
|
|
when(io.inner.grant.ready) {
|
2014-03-29 18:53:49 +01:00
|
|
|
state := Mux(co.requiresAckForGrant(grant_type), s_busy, s_idle)
|
|
|
|
}
|
2013-01-17 08:57:35 +01:00
|
|
|
}
|
|
|
|
is(s_busy) { // Nothing left to do but wait for transaction to complete
|
2014-04-30 01:49:18 +02:00
|
|
|
when(io.outer.grant.valid && m_gnt.payload.client_xact_id === UInt(trackerId)) {
|
|
|
|
io.inner.grant.valid := Bool(true)
|
2013-01-17 08:57:35 +01:00
|
|
|
}
|
2014-04-30 01:49:18 +02:00
|
|
|
when(io.inner.finish.valid && c_ack.payload.master_xact_id === UInt(trackerId)) {
|
2014-03-29 18:53:49 +01:00
|
|
|
state := s_idle
|
2013-01-17 08:57:35 +01:00
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|