riscv/fpga-shells
1
0
Fork 0
Code Releases Activity
11 Commits 2 Branches 0 Tags
31650a2d23600a388f26f91842bd7fb6c8e13e84
Commit Graph
2 Commits
This Branch
This Branch
All Branches
Author SHA1 Message Date
Henry StylesandGitHub 385ffa7d9a Merge pull request #3 from sifive/freedomu500vc707devkit_fix_xdc 
fix PCIe vc707 design contraints : PCIe pins and UART RX sync register
 2017-09-07 10:42:32 -07:00
Henry Styles b7ee0ab0f0 fix PCIe vc707 design contraints : PCIe pins and UART RX sync register 2017-09-07 10:41:12 -07:00