| .. |
|
arbiter.scala
|
add arbiter for FPU
|
2015-12-01 10:22:31 -08:00 |
|
btb.scala
|
depend on external cde library
|
2015-10-21 18:19:23 -07:00 |
|
consts.scala
|
Chisel3 compatibility: use BitPat for don't-cares
|
2015-07-28 02:48:49 -07:00 |
|
csr.scala
|
Remove CSR back pressure ability
|
2015-11-24 18:28:14 -08:00 |
|
decode.scala
|
Use Seq, not Iterable, when traversal order matters
|
2015-07-29 00:24:58 -07:00 |
|
dpath_alu.scala
|
use implicit parameters for ALU
|
2015-11-30 17:35:33 -08:00 |
|
fpu.scala
|
Merge remote-tracking branch 'origin/master' into rocc-fpu-port
|
2015-11-14 16:44:55 -08:00 |
|
frontend.scala
|
Merge remote-tracking branch 'origin/master' into rocc-fpu-port
|
2015-10-22 16:38:28 -07:00 |
|
icache.scala
|
Merge remote-tracking branch 'origin/master' into rocc-fpu-port
|
2015-10-22 16:38:28 -07:00 |
|
idecode.scala
|
Chisel3 has different Vec semantics
|
2015-08-03 19:08:00 -07:00 |
|
instructions.scala
|
Remove IPI network
|
2015-11-16 21:51:43 -08:00 |
|
multiplier.scala
|
Removed all traces of params
|
2015-10-05 21:48:05 -07:00 |
|
nbdcache.scala
|
Use generic LoadGen/StoreGen
|
2015-11-24 18:13:33 -08:00 |
|
package.scala
|
Update to privileged architecture 1.7
|
2015-05-19 02:32:21 -07:00 |
|
ptw.scala
|
depend on external cde library
|
2015-10-21 18:19:23 -07:00 |
|
rocc.scala
|
Merge branch 'master' into rocc-fpu-port
|
2015-11-30 19:18:58 -08:00 |
|
rocket.scala
|
add arbiter for FPU
|
2015-12-01 10:22:31 -08:00 |
|
tile.scala
|
Merge branch 'master' into rocc-fpu-port
|
2015-12-01 18:00:28 -08:00 |
|
tlb.scala
|
depend on external cde library
|
2015-10-21 18:19:23 -07:00 |
|
util.scala
|
depend on external cde library
|
2015-10-21 18:19:23 -07:00 |
