Andrew Waterman
|
50a283d311
|
move store data generation into EX stage
doing so removes it from the critical path of FP store unrecoding.
|
2012-02-12 01:35:55 -08:00 |
|
Andrew Waterman
|
725190d0ee
|
update to new chisel
|
2012-02-11 17:20:33 -08:00 |
|
Andrew Waterman
|
03ee49f424
|
fix 32-bit AMOs to upper halves of 64-bit words
thanks, torture!
|
2012-02-09 03:31:47 -08:00 |
|
Andrew Waterman
|
a1855b12c2
|
clean up queues
|
2012-02-08 17:55:05 -08:00 |
|
Henry Cook
|
41c4e10c37
|
Workaround for another frakking extraction error in the C backend. C and VLSI backends now both boot kernel with associativity on
|
2012-02-02 21:53:57 -08:00 |
|
Andrew Waterman
|
01a156eb98
|
make # of dcache lines configurable
|
2012-02-01 21:11:45 -08:00 |
|
Henry Cook
|
c5a4eaa0a1
|
Associative cache, boots kernel
|
2012-02-01 13:26:04 -08:00 |
|
Henry Cook
|
281abfbccb
|
New Mux1H constructor
|
2012-02-01 13:24:28 -08:00 |
|
Henry Cook
|
aa3465699b
|
LFSR now a util
|
2012-01-24 15:26:19 -08:00 |
|
Henry Cook
|
8229d65adf
|
Associative cache passes asm tests and bmarks with power of 2 associativities (including 1)
|
2012-01-24 11:41:44 -08:00 |
|
Andrew Waterman
|
a5a020f97b
|
update chisel and remove SRAM_READ_LATENCY
|
2012-01-23 20:59:38 -08:00 |
|
Henry Cook
|
8766438bb9
|
Updated chisel removes ^^ from language. Removed from rocket source, updated jar.
|
2012-01-23 17:09:23 -08:00 |
|
Andrew Waterman
|
e7bf07d55e
|
fix AMO replay bug
|
2012-01-23 15:35:53 -08:00 |
|
Andrew Waterman
|
31c56228e2
|
add missing "otherwise"
|
2012-01-21 20:13:15 -08:00 |
|
Henry Cook
|
97f0852b17
|
DM cache with assoc-aware subunits passes all asm and bmarks
|
2012-01-18 17:53:26 -08:00 |
|
Henry Cook
|
8623d58724
|
split into two caches, compiles
|
2012-01-18 17:09:35 -08:00 |
|
Henry Cook
|
7e25749581
|
Groundwork for assoc cache implementation
|
2012-01-18 17:09:35 -08:00 |
|
Henry Cook
|
1d76255dc1
|
new chisel version jar and find and replace INPUT and OUTPUT
|
2012-01-18 14:39:57 -08:00 |
|
Andrew Waterman
|
addfe55735
|
add FPGA memory generator script
|
2012-01-13 18:19:08 -08:00 |
|
Andrew Waterman
|
938b142d64
|
require writes to memory to be uninterrupted
|
2012-01-03 18:41:53 -08:00 |
|
Andrew Waterman
|
ffe23a1ee8
|
fix WAW hazard handling
|
2012-01-02 00:25:11 -08:00 |
|
Andrew Waterman
|
f9160c53cf
|
fixes for correct verilog generation
|
2011-12-29 23:46:21 -08:00 |
|
Andrew Waterman
|
d65e1a2eee
|
vlsi verilog compiles now but doesn't simulate
|
2011-12-20 22:08:27 -08:00 |
|
Andrew Waterman
|
a8d0cd95e6
|
hellacache now works
|
2011-12-17 03:26:11 -08:00 |
|
Andrew Waterman
|
56c4f44c2a
|
hellacache returns!
but AMOs are unimplemented.
|
2011-12-12 06:49:39 -08:00 |
|
Andrew Waterman
|
8308345364
|
work in progress on hellacache
|
2011-12-10 07:01:47 -08:00 |
|
Andrew Waterman
|
ce201559f3
|
Support cache->cpu nacks one cycle after request
|
2011-12-10 00:42:09 -08:00 |
|
Andrew Waterman
|
c01e1f1cef
|
Don't replay from EX stage.
EX replays are now handled from MEM. We may move them to WB.
|
2011-12-09 19:42:58 -08:00 |
|