riscv/rocket-chip
1
0
Fork 0
Code Releases Activity
82 Commits 1 Branch 0 Tags
cf8be98b2bca41e2e3cec7843f85d75aea8786e3
Commit Graph
10 Commits
This Branch
This Branch
All Branches
Author SHA1 Message Date
Matthew Naylor 2a7e7172a9 Update docs for the trace generator 2016-05-27 10:54:35 +01:00
Matthew Naylor b734beec06 Update build instructions 
The emulator now requires an ELF file even when running ground tests.
(The ELF contains the tohost and fromhost addresses for communication
with the FESVR.)
 2016-05-26 14:42:26 +01:00
Matthew Naylor 213bb26367 Drive invalidate_lr signal 
The DCache input for invalidating LR reservations was dangling.  Now
we wire it to false.
 2016-05-25 13:27:12 +01:00
Matthew Naylor 05c0808ff2 Update trace generation and checking scripts 
Pass the elf file (that specifies the tohost and fromhost addresses)
to the emulator in the trace generator & checker scripts.
 2016-05-23 17:02:15 +01:00
Matthew Naylor b2eabf4a9f Add tracegen scripts inc. bugfix from @mwachs5 
A step towards moving the tracegen scripts from rocket-chip to
groundtest.  I will raise an issue requesting that the scripts are now
removed from rocket-chip by someone with write access.

I have updated the README to account for the move.

This commit includes a bugfix from @mwachs5 (with slight mods by me)
relating to potential division by zero in toaxe.py.
 2016-04-06 15:15:48 +01:00
Matthew NaylorandHenry Cook 6d3bba6cff Tweaks to README.md 
Remove occurrences of ../scripts/ and instead state that it must be in
your PATH.  Also drop the content introducing the isit script as
tracegen+check.sh subsumes this.
 2016-03-31 14:22:09 -07:00
Matthew Naylor bda5772e98 Updates to the trace-generator: (1) Don't terminate via HTIF exit, which can cause other, unfinished, cores to be cut short. Instead emit FINISHED messsages allowing an external process to send a SIGTERM to the emulator once all cores have finished. (2) Add some support for greater address variation without having to recompile, disabled by default. (3) Generate atomic, LR/SC, and fence operations by default in addition to plain loads and stores. These changes require newer versions of files in the rocket-chip/scripts directory. I will submit a pull request for those too. 2016-03-18 12:11:11 +00:00
Matthew NaylorandHoward Mao 04be438847 Avoid conflicting assigments to registers in timers. Give priority to start over stop. 2016-03-16 12:54:19 -07:00
Matthew Naylor 1b6871f3d8 Add author, affiliation, and sponsor info to trace-generator files. 2016-02-23 15:30:11 +00:00
Matthew NaylorandHoward Mao e63fc3bb44 Added trace generator 2016-02-22 08:43:34 -08:00