Howard Mao
|
bbf14ddc01
|
use definitions in consts header whenever possible
|
2015-11-05 10:48:32 -08:00 |
|
Yunsup Lee
|
0d245741bc
|
add multichannel NASTI support in Verilog testbench
|
2015-11-05 10:48:32 -08:00 |
|
Henry Cook
|
9769b2747c
|
now depend on external cde library rather than chisel.params (bump all submodules)
|
2015-10-21 18:24:16 -07:00 |
|
Christopher Celio
|
83df4bcc35
|
Fixed run-bmark-tests make target in vsim
|
2015-09-09 22:37:47 -07:00 |
|
Henry Cook
|
d21ffa4dba
|
Streamline makefiles for more robust test dependency generation. Note: emulator/generated-src-debug no longer used
|
2015-07-28 00:24:07 -07:00 |
|
Yunsup Lee
|
a99b1e3a01
|
append config name to generated Makefrag filename
|
2015-07-17 12:34:49 -07:00 |
|
Yunsup Lee
|
e7802825c3
|
add Zscale testing
|
2015-07-17 12:02:02 -07:00 |
|
Yunsup Lee
|
d6df479870
|
move 'include /Makefrag' out of top-level Makefrag
|
2015-07-14 16:13:32 -07:00 |
|
Henry Cook
|
407d8e473e
|
first cut at parameter-based testing
|
2015-07-13 14:54:26 -07:00 |
|
Henry Cook
|
d3ccec1044
|
Massive update containing several months of changes from the now-defunct private chip repo.
* Adds support for a L2 cache with directory bits for tracking L1 coherence (DefaultL2Config), and new metadata-based coherence API.
* Additional tests.
* New virtual memory implementation, priviliged architecture (1.7), custom CSRs, FDivSqrt unit
* Updated TileLink protocol, NASTI protocol SHIMs.
* Lays groundwork for multiple top-level memory channels, superscalar fetch.
* Bump all submodules.
|
2015-07-02 14:43:30 -07:00 |
|
Schuyler Eldridge
|
b4cd8c5981
|
Fix vlsi_mem_gen for Python 2 or 3
|
2015-06-25 12:48:31 -07:00 |
|
Yunsup Lee
|
70b0f9fd4d
|
error out for PCWM-L, port width mismatch
|
2014-09-25 06:50:50 -07:00 |
|
Yunsup Lee
|
221007595b
|
allow BACKEND/CONFIG be environment variables
|
2014-09-17 11:12:08 -07:00 |
|
Yunsup Lee
|
1cfd9f5a0e
|
add LICENSE
|
2014-09-12 10:15:04 -07:00 |
|
Yunsup Lee
|
275b72368b
|
add CONFIG to the name of simulator executable
|
2014-09-11 22:11:58 -07:00 |
|
Yunsup Lee
|
5f8bd18fac
|
Makefiles should be perfect
|
2014-09-11 02:53:46 -07:00 |
|
Yunsup Lee
|
02c08a156f
|
generate consts.vh from chisel source
|
2014-09-10 17:14:55 -07:00 |
|
Yunsup Lee
|
cfecd8832d
|
tease out reference-chip specific stuff
|
2014-09-09 20:49:28 -07:00 |
|
Yunsup Lee
|
ddfd3ce968
|
further generalize fpga/vlsi builds
|
2014-09-08 00:21:57 -07:00 |
|
Yunsup Lee
|
1cb2d1d7b7
|
initialize all SRAMs to avoid X propagation problem
|
2014-09-04 11:06:01 -07:00 |
|
Yunsup Lee
|
763c57931b
|
fix problem introduced with verilog generation in vsim/fsim
|
2014-09-04 09:49:57 -07:00 |
|
Scott Beamer
|
6c6f5a3843
|
add verilog target to build without simulator
|
2014-09-03 17:28:45 -07:00 |
|
Yunsup Lee
|
c03c09ec31
|
update for rocket-chip release
|
2014-08-31 20:26:55 -07:00 |
|