Henry Cook
4fbb0f80ff
Added some multicore/multibanks named ChiselConfigs
2015-07-06 18:21:06 -07:00
Henry Cook
854fd64fba
Added optional Makefile includes for private chip repos
2015-07-06 17:15:27 -07:00
Henry Cook
d3ccec1044
Massive update containing several months of changes from the now-defunct private chip repo.
...
* Adds support for a L2 cache with directory bits for tracking L1 coherence (DefaultL2Config), and new metadata-based coherence API.
* Additional tests.
* New virtual memory implementation, priviliged architecture (1.7), custom CSRs, FDivSqrt unit
* Updated TileLink protocol, NASTI protocol SHIMs.
* Lays groundwork for multiple top-level memory channels, superscalar fetch.
* Bump all submodules.
2015-07-02 14:43:30 -07:00
Scott Beamer
12d8d8c5e3
Merge pull request #8 from seldridge/master
...
Fix FPGA/VLSI Mem Gen for Python 2 and 3 Environments
2015-06-28 08:54:24 -05:00
Schuyler Eldridge
b4cd8c5981
Fix vlsi_mem_gen for Python 2 or 3
2015-06-25 12:48:31 -07:00
Schuyler Eldridge
a42832fc70
Fix fpga_mem_gen for Python 2 and 3 Environments
...
Two quick fixes that enable fpga_mem_gen to work with either Python 2 or
Python 3:
* Change an `xrange` instance to `range`
* Wrap the arguments of a bare `print` in parentheses
2015-06-25 11:03:33 -07:00
Scott Beamer
a59ba39310
bump submodule for fpga-zynq
2015-05-21 11:26:57 -07:00
Scott Beamer
38edbc78e5
Merge pull request #5 from amsharifian/master
...
Update Makefile
2015-05-21 11:24:25 -07:00
Amirali Sharifian
879a4a0bcd
Update Makefile
...
Change default shell to bash shell.
2015-04-06 15:05:43 -07:00
Yunsup Lee
4f57985198
change organization to riscv
2015-02-17 14:43:11 -08:00
Albert Magyar
09cd555f29
Update riscv-tools pointer to prepare for HPCA workshop.
2015-02-04 13:29:04 -08:00
Scott Beamer
2a5dd907f5
bump chisel version
2015-01-06 16:59:10 -08:00
Yunsup Lee
170f1fecbc
push chisel,rocket,riscv-tools
2014-10-21 12:32:58 -07:00
Yunsup Lee
1b31931981
Merge pull request #2 from wasserfuhr/patch-1
...
Update README.md
2014-10-07 17:02:55 -07:00
RainerWasserfuhr
9b41ad92ba
Update README.md
...
typo?
2014-10-08 01:46:48 +02:00
Yunsup Lee
f15baeea49
fix markdown for webpage
2014-10-07 03:55:00 -07:00
Yunsup Lee
5ca7f08226
change rocket submodule
2014-10-07 03:19:48 -07:00
Yunsup Lee
e1b8f69cb5
change submodule pointers to https
2014-10-07 03:16:20 -07:00
Yunsup Lee
447761b06c
fix typo in README
2014-10-07 02:09:34 -07:00
Yunsup Lee
91f211f766
updates to README
2014-10-07 02:08:03 -07:00
Yunsup Lee
702ddabe26
add ExampleSmallConfig for README
2014-10-07 02:07:59 -07:00
Yunsup Lee
ae9b78d9ef
add what/how explanation to README
2014-10-07 02:07:39 -07:00
Scott Beamer
5f55ded723
bump fpga submodule
2014-10-06 13:45:12 -07:00
Scott Beamer
06bc6a45db
move fpga repo to git@ from https
2014-10-06 13:45:09 -07:00
Henry Cook
23ae6893ad
bump chisel
2014-10-06 13:45:03 -07:00
Yunsup Lee
e25d420155
Improve ChiselConfig composability; bump chisel
2014-10-06 13:43:40 -07:00
Yunsup Lee
73eac94a65
Added "findBy" function to allow grouping parameters by location (e.g. L1D vs L1I), rather than grouping by field (e.g. NSets vs NWays)
2014-10-06 13:40:35 -07:00
Henry Cook
f97a801d60
Parameter API update
2014-10-06 13:37:42 -07:00
Henry Cook
122733b3a9
file name consistency
2014-10-06 13:37:38 -07:00
Henry Cook
a9d72aac2a
bump rocket
2014-10-06 13:37:27 -07:00
Henry Cook
0b5f23a209
Streamlined uncore for release
2014-10-06 13:37:15 -07:00
Yunsup Lee
6c18cd9559
add new fpga-zynq as submodule
2014-09-30 09:32:02 -07:00
Yunsup Lee
7a28d2b47c
forgot to move more hwacha stuff out in rocket-chip
2014-09-25 15:34:18 -07:00
Yunsup Lee
70b0f9fd4d
error out for PCWM-L, port width mismatch
2014-09-25 06:50:50 -07:00
Adam Izraelevitz
15fb4730ec
Add BuildTile parameter for Tile
...
Conflicts:
rocket
2014-09-25 06:50:45 -07:00
Henry Cook
7398b00d93
dir supplied by function
2014-09-25 06:50:41 -07:00
Henry Cook
db4de7b806
bump chisel
2014-09-25 06:50:36 -07:00
Henry Cook
5a840c5520
support for multiple tilelink paramerterizations in same design
2014-09-25 06:50:30 -07:00
Yunsup Lee
e2ed81dcd2
push chisel
2014-09-25 06:50:05 -07:00
Donggyu Kim
eb384f6461
new RocketChipBackend implementation
2014-09-25 06:47:12 -07:00
Scott Beamer
f2ca887de3
better fpga configs
2014-09-25 06:47:03 -07:00
Donggyu Kim
4fe48f5a0a
bump chisel
2014-09-25 06:46:58 -07:00
Donggyu Kim
60d90f5230
recover collectNodesIntoComp in Backends.scala
2014-09-25 06:46:50 -07:00
Donggyu Kim
a53091b40f
remove collectNodesIntoComp from Backends.scala
2014-09-25 06:46:27 -07:00
Scott Beamer
1a101f8de5
don't use latches on mem ports for fpga
2014-09-25 06:46:21 -07:00
Scott Beamer
f4e6cd75ab
turn off fpu for default fpga config.
...
a larger fpga can use defaultconfig
2014-09-25 06:46:16 -07:00
Stephen Twigg
fefa560017
Change addons subproject to use .addons-dont-touch directory instead of addons
...
This hides the directory name under standard invocations of ls and thus avoids confusing the user with extra directory names.
2014-09-25 06:46:06 -07:00
Stephen Twigg
69d765744c
Adjustments to the build structure (see below)
...
All 'addon' subprojects now have their sources aggregated into the addons subproject. This is done via a source copy (so that sbt will only rebuild sources that actually changed). To prevent caching issues the addons/src directory is CLEARED and then refilled every time addons is compiled. Thus, it is CRUCIAL NO SOURCES ARE MANUALLY ADDED TO addons/src AS THEY WILL BE WIPED BY addons/prepare. Due to sbt source caching, sbt will still be able to tell which sources have changed. (Strangely, sbt would not cache sources in extra unmanaged source directories and thus would always recompile them.) Also, cleaned up project/build.scala a bit to remove some warnings: Added import scala.language/postFixOps (so make! at the bottom no longer errors) and .toURI.toURL (as straight .toURL has been deprecated by the java standard library).
2014-09-25 06:45:21 -07:00
Yunsup Lee
3b9624277a
normalize rocket-chip to reference-chip
2014-09-25 06:45:09 -07:00
Yunsup Lee
6495d0e6f7
bump rocket,uncore
2014-09-17 11:26:12 -07:00
