1
0
Go to file
2014-10-06 13:45:09 -07:00
chisel@6461108f70 bump chisel 2014-10-06 13:45:03 -07:00
csrc add LICENSE 2014-09-12 10:15:04 -07:00
dramsim2@0b3ee6799a integrate updated rocket/uncore 2012-10-18 17:51:41 -07:00
emulator Changed CONFIG from a recursively expanded variable to a conditionally 2014-09-17 11:12:02 -07:00
fpga-zynq@1c2daf7911 add new fpga-zynq as submodule 2014-09-30 09:32:02 -07:00
fsim error out for PCWM-L, port width mismatch 2014-09-25 06:50:50 -07:00
hardfloat@319d8d08fb bump chisel/hardfloat/rocket/uncore 2014-09-12 18:10:00 -07:00
project Change addons subproject to use .addons-dont-touch directory instead of addons 2014-09-25 06:46:06 -07:00
riscv-tools@b877c25ccd bump hardfloat,riscv-tools 2014-09-11 03:08:21 -07:00
rocket@df135fba5e bump rocket 2014-10-06 13:37:27 -07:00
src/main/scala Improve ChiselConfig composability; bump chisel 2014-10-06 13:43:40 -07:00
uncore@94a91189f1 Parameter API update 2014-10-06 13:37:42 -07:00
vsim error out for PCWM-L, port width mismatch 2014-09-25 06:50:50 -07:00
vsrc add LICENSE 2014-09-12 10:15:04 -07:00
.gitignore Change addons subproject to use .addons-dont-touch directory instead of addons 2014-09-25 06:46:06 -07:00
.gitmodules move fpga repo to git@ from https 2014-10-06 13:45:09 -07:00
LICENSE add LICENSE 2014-09-12 10:15:04 -07:00
Makefrag forgot to move more hwacha stuff out in rocket-chip 2014-09-25 15:34:18 -07:00
README.md more tweaks to README 2014-09-12 10:22:00 -07:00
sbt-launch.jar Bump scala to 2.10.2, sbt to 0.13-RC2, including new launcher. Upgrade reflection in network.scala to 2.10 lib. Constants now obtained from subproject package objects. Give network its own file. 2013-07-24 23:28:43 -07:00

Rocket Chip Generator

This repository contains the Rocket chip generator necessary to instantiate the RISC-V Rocket Core.

Contributors

  • Scott Beamer
  • Henry Cook
  • Yunsup Lee
  • Stephen Twigg
  • Huy Vo
  • Andrew Waterman

Checkout The Code

$ git submodule update --init --recursive

Building The Toolchain

To build RISC-V ISA simulator, frontend server, proxy kernel and newlib based GNU toolchain:

$ export RISCV=/path/to/riscv/toolchain/installation
$ cd riscv-tools
$ ./build.sh

Building The Project

To build the C simulator:

$ cd emulator
$ make

To build the VCS simulator:

$ cd vsim
$ make

in either case, you can run a set of assembly tests or simple benchmarks:

$ make run-asm-tests
$ make run-bmarks-test

To build a C simulator that is capable of VCD waveform generation:

$ cd emulator
$ make debug

And to run the assembly tests on the C simulator and generate waveforms:

$ make run-asm-tests-debug
$ make run-bmarks-test-debug

To get FPGA-synthesizable verilog (output will be in fsim/generated-src):

$ cd fsim
$ make verilog

Updating To A Newer Version Of Chisel

To grab a newer version of chisel:

$ git submodule update --init
$ cd chisel
$ git pull origin master