1
0
Go to file
2014-09-25 06:45:09 -07:00
chisel@e9a21c3d67 push chisel 2014-09-17 11:12:12 -07:00
csrc add LICENSE 2014-09-12 10:15:04 -07:00
dramsim2@0b3ee6799a integrate updated rocket/uncore 2012-10-18 17:51:41 -07:00
emulator Changed CONFIG from a recursively expanded variable to a conditionally 2014-09-17 11:12:02 -07:00
fsim allow BACKEND/CONFIG be environment variables 2014-09-17 11:12:08 -07:00
hardfloat@319d8d08fb bump chisel/hardfloat/rocket/uncore 2014-09-12 18:10:00 -07:00
project normalize rocket-chip to reference-chip 2014-09-25 06:45:09 -07:00
riscv-tools@b877c25ccd bump hardfloat,riscv-tools 2014-09-11 03:08:21 -07:00
rocket@6624ac9d3f bump rocket,uncore 2014-09-17 11:26:12 -07:00
src/main/scala compute number of outstanding misses for DRAMSideLLCNull 2014-09-12 18:09:38 -07:00
uncore@f32dd06f08 bump rocket,uncore 2014-09-17 11:26:12 -07:00
vsim allow BACKEND/CONFIG be environment variables 2014-09-17 11:12:08 -07:00
vsrc add LICENSE 2014-09-12 10:15:04 -07:00
.gitignore update gitignore 2014-09-01 08:59:59 -07:00
.gitmodules add berkeley-hardfloat as submodule 2014-09-08 00:18:49 -07:00
LICENSE add LICENSE 2014-09-12 10:15:04 -07:00
Makefrag add CONFIG to the name of simulator executable 2014-09-11 22:11:58 -07:00
README.md more tweaks to README 2014-09-12 10:22:00 -07:00
sbt-launch.jar Bump scala to 2.10.2, sbt to 0.13-RC2, including new launcher. Upgrade reflection in network.scala to 2.10 lib. Constants now obtained from subproject package objects. Give network its own file. 2013-07-24 23:28:43 -07:00

Rocket Chip Generator

This repository contains the Rocket chip generator necessary to instantiate the RISC-V Rocket Core.

Contributors

  • Scott Beamer
  • Henry Cook
  • Yunsup Lee
  • Stephen Twigg
  • Huy Vo
  • Andrew Waterman

Checkout The Code

$ git submodule update --init --recursive

Building The Toolchain

To build RISC-V ISA simulator, frontend server, proxy kernel and newlib based GNU toolchain:

$ export RISCV=/path/to/riscv/toolchain/installation
$ cd riscv-tools
$ ./build.sh

Building The Project

To build the C simulator:

$ cd emulator
$ make

To build the VCS simulator:

$ cd vsim
$ make

in either case, you can run a set of assembly tests or simple benchmarks:

$ make run-asm-tests
$ make run-bmarks-test

To build a C simulator that is capable of VCD waveform generation:

$ cd emulator
$ make debug

And to run the assembly tests on the C simulator and generate waveforms:

$ make run-asm-tests-debug
$ make run-bmarks-test-debug

To get FPGA-synthesizable verilog (output will be in fsim/generated-src):

$ cd fsim
$ make verilog

Updating To A Newer Version Of Chisel

To grab a newer version of chisel:

$ git submodule update --init
$ cd chisel
$ git pull origin master