riscv/rocket-chip
1
0
Fork 0
Code Releases Activity
5,626 Commits 1 Branch 0 Tags
7f96da22882ae05c769bd700d9d978e59c19d8bb
Commit Graph
40 Commits
This Branch
This Branch
All Branches
Author SHA1 Message Date
Henry CookandGitHub 540502f96d Convert frontend and icache to diplomacy/tl2 (#486) 
* [rocket] file capitalization

* [rocket] cacheDataBits &etc in HasCoreParameters

* [rocket] pass TLEdgeOut implicitly rather than relying on val edge in HasCoreParameters

* [rocket] frontend and icache now diplomatic
 2016-12-12 17:38:55 -08:00
Henry CookandGitHub c981f8b4f3 More travis job re-balancing (#481) 
* [travis] Depend on pre-built docker images rather than travis cache
 2016-12-11 22:02:46 -08:00
Henry CookandGitHub f3d0692619 Make a directory for the config package (#464) 
* [config] make dir structure mirror packages

* [config] expunge max_int
 2016-12-05 10:42:16 -08:00
Henry CookandGitHub d0a0c887dc [tracegen] decrease default address bag size (#462) 
while increasing the default number of requests.
 2016-12-04 22:46:55 -08:00
Henry CookandGitHub 9fb7934a37 WIP PR to figure out why travis is failing (#471) 
Make travis use a docker image with pre-built toolchain and verilator
 2016-12-04 13:10:13 -08:00
Henry CookandGitHub 4234cff074 Merge pull request #444 from ucb-bar/bump-submodules 
rocketchip: bump all submodules (and remove cde)
 2016-11-29 00:13:00 -08:00
Henry CookandGitHub 131659cc2a Merge branch 'master' into bump-submodules 2016-11-28 16:20:42 -08:00
Henry CookandGitHub 76fa62a928 Merge pull request #449 from ucb-bar/post-refactor-cleanup 
Post refactor cleanup
 2016-11-23 13:35:23 -08:00
Henry CookandGitHub 94cc1efadc Merge pull request #440 from ucb-bar/tl2-tile 
TL2 take-over of the L1
 2016-11-20 20:44:59 -08:00
Henry CookandGitHub 1e69a2dc1c [tilelink2] allow TL monitors to be globally enabled or disabled (#392) 2016-10-09 12:34:10 -07:00
Henry CookandGitHub 81123f84c9 [tilelink2] Make map generation in RRTests a def so that multiple RRTests can be instantiated as part of the same unit test suite. (#356) 2016-09-27 18:06:21 -07:00
Henry CookandGitHub f5502df6ab Merge branch 'master' into async_register_crossing 2016-09-27 14:08:27 -07:00
Henry CookandGitHub 91aab2fabc no commas in yml 2016-09-22 17:28:34 -07:00
Henry CookandGitHub 673efb400d Merge branch 'master' into unittest-config 2016-09-22 16:20:53 -07:00
Henry CookandGitHub 06d8140b61 Merge pull request #328 from ucb-bar/atomics 
TileLink2 Atomics
 2016-09-22 16:20:25 -07:00
Henry CookandWesley W. Terpstra 391be8d740 tilelink2 RegisterRouter: minLatency is never more than 1 2016-09-22 15:51:15 -07:00
Henry CookandGitHub 335e866176 [unittest] Parallelize UnitTestSuite (#319) 
* [unittest] Parallelize UnitTestSuite so all tests have their own timer, runs until all finish or any timeout. Adds SimpleTimer.

* [util] Timer spacing cleanup

* [unittest] Remove Config reference to UnitTestTimeout
 2016-09-21 13:05:22 -07:00
Henry CookandGitHub 6f6480ad9f Merge pull request #303 from ucb-bar/testharness-refactor 
TestHarness refactoring
 2016-09-20 14:45:05 -07:00
Henry CookandGitHub 7ff7076dab Merge pull request #310 from ucb-bar/rxia-testharness-refactor 
Resolve merge conflicts in testharness-refactor
 2016-09-19 10:22:49 -07:00
Henry CookandGitHub 29ce599ea2 Merge pull request #295 from ucb-bar/tl2-irrevocable 
TL2 -> IrrevocableIO
 2016-09-15 11:33:05 -07:00
Henry CookandGitHub 0a65238920 Merge branch 'master' into tl2-irrevocable 2016-09-15 10:30:50 -07:00
Henry CookandGitHub ab3814dcee Merge branch 'master' into tl2-irrevocable 2016-09-14 19:00:17 -07:00
Henry CookandGitHub d35060b881 [junctions] messed up the merge lulz 2016-09-14 17:55:16 -07:00
Henry CookandGitHub 28982ab569 Merge pull request #279 from ucb-bar/monitor 
TL2 Monitor and Fuzzer
 2016-09-13 14:04:23 -07:00
Henry CookandGitHub 632b5896b9 Delete TestGraphs.scala 
Re-do later using Fuzzer
 2016-09-13 13:29:48 -07:00
Henry CookandGitHub c4593d2034 Merge pull request #266 from ucb-bar/multinode 
TL2Node: make it possible for {Identity,Output,Input}Node to pass a Vec
 2016-09-09 10:17:45 -07:00
Henry CookandGitHub a44fff5d93 Merge pull request #260 from ucb-bar/w1ToClear 
W1 to clear
 2016-09-08 14:27:03 -07:00
Henry CookandGitHub 115e8edd83 Merge branch 'master' into coreplex_peripheral_interrupts 2016-08-25 17:26:56 -07:00
Henry CookandGitHub 93c801f598 Streamline the Generator App and associated utilities. Remove deprecated call to chiselMain and useless Chisel2 args. Update arguments to sbt run. (#227) 2016-08-25 17:26:28 -07:00
Henry CookandGitHub abfaae8f4b Merge branch 'master' into coreplex_peripheral_interrupts 2016-08-25 14:57:53 -07:00
Henry Cook 09f3c5a6e3 Merge pull request #6 from ucb-bar/dma 
Implement DMA engine
 2015-12-21 13:54:38 -08:00
Henry Cook 6a44cd43fd Update README.md 2015-07-28 16:20:18 -07:00
Henry Cook 8eb20cde44 Update LICENSE 2015-07-28 16:07:30 -07:00
Henry Cook 2225a6d5b4 Initial commit 2015-07-28 15:52:07 -07:00
Henry Cook 1e977d12f2 Update README.md 2015-07-15 16:25:04 -07:00
Henry Cook 186e32a546 Merge pull request #9 from ucb-bar/param-based-makefrags 
Param-based makefrag generation
 2015-07-13 15:51:28 -07:00
Henry Cook 80ad1eac70 Update README.md 2015-07-08 19:05:18 -07:00
Henry Cook 5ed2899e56 Merge pull request #10 from wsong83/fix 
L1 D$ writeback unit, reduce re-read data array
 2015-07-06 15:18:49 -07:00
Henry Cook 62b6f24798 Delete TileLink0.3.1Specification.pdf 2015-05-07 15:43:06 -07:00
Henry Cook 35532420a8 Merge pull request #6 from ccelio/master 
Clarified ptw/tlb/sret/cache I/O bundles
 2015-03-03 18:01:26 -08:00