riscv
/
rocket-chip
1
0
Fork 0
Code Releases Activity

[tracegen] decrease default address bag size (#462) 

while increasing the default number of requests.
This commit is contained in:
Henry Cook 2016-12-04 22:46:55 -08:00 committed by GitHub
parent 36fe024671
commit d0a0c887dc
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/main/scala/groundtest/Configs.scala
View File

@ -193,10 +193,10 @@ class WithTraceGen extends Config(
case BuildGroundTest =>
(p: Parameters) => Module(new GroundTestTraceGenerator()(p))
case GeneratorKey => TrafficGeneratorParameters(
maxRequests = 256,
maxRequests = 8192,
startAddress = 0)
case AddressBag => {
val nSets = 32 // L2 NSets
val nSets = 2
val nWays = 1
val blockOffset = site(CacheBlockOffsetBits)
val nBeats = site(TLKey("L1toL2")).dataBeats