1
0
rocket-chip/rocket/src/main/scala/icache.scala

161 lines
4.9 KiB
Scala
Raw Normal View History

package Top {
2011-11-09 23:52:17 +01:00
import Chisel._;
import Node._;
2011-11-09 23:52:17 +01:00
import Constants._;
import scala.math._;
// interface between I$ and pipeline/ITLB (32 bits wide)
class ioImem(view: List[String] = null) extends Bundle (view)
{
val invalidate = Bool('input);
2011-11-12 09:25:06 +01:00
val itlb_miss = Bool('input);
val req_val = Bool('input);
val req_rdy = Bool('output);
2011-11-12 09:25:06 +01:00
val req_idx = Bits(PGIDX_BITS, 'input);
val req_ppn = Bits(PPN_BITS, 'input);
val resp_data = Bits(32, 'output);
val resp_val = Bool('output);
}
// interface between I$ and memory (128 bits wide)
class ioIcache(view: List[String] = null) extends Bundle (view)
{
2011-11-09 23:52:17 +01:00
val req_addr = UFix(PADDR_BITS, 'input);
val req_val = Bool('input);
val req_rdy = Bool('output);
2011-12-09 09:42:43 +01:00
val resp_data = Bits(MEM_DATA_BITS, 'output);
val resp_val = Bool('output);
}
2011-11-05 04:52:21 +01:00
class ioICacheDM extends Bundle()
{
val cpu = new ioImem();
val mem = new ioIcache().flip();
}
// basic direct mapped instruction cache
// 32 bit wide cpu port, 128 bit wide memory port, 64 byte cachelines
// parameters :
// lines = # cache lines
2011-11-09 23:52:17 +01:00
class rocketICacheDM(lines: Int) extends Component {
val io = new ioICacheDM();
2011-11-09 23:52:17 +01:00
val addrbits = PADDR_BITS;
val indexbits = ceil(log10(lines)/log10(2)).toInt;
val offsetbits = 6;
val tagmsb = addrbits - 1;
val taglsb = indexbits+offsetbits;
2011-11-12 09:25:06 +01:00
val tagbits = addrbits-taglsb;
val indexmsb = taglsb-1;
val indexlsb = offsetbits;
val offsetmsb = indexlsb-1;
val databits = 32;
2011-12-09 09:42:43 +01:00
val offsetlsb = ceil(log(databits/8)/log(2)).toInt;
val rf_cnt_bits = ceil(log(REFILL_CYCLES)/log(2)).toInt;
val s_reset :: s_ready :: s_request :: s_refill_wait :: s_refill :: s_resolve_miss :: Nil = Enum(6) { UFix() };
val state = Reg(resetVal = s_reset);
2011-11-12 09:25:06 +01:00
val r_cpu_req_idx = Reg(resetVal = Bits(0, PGIDX_BITS));
val r_cpu_req_ppn = Reg(resetVal = Bits(0, PPN_BITS));
val r_cpu_req_val = Reg(resetVal = Bool(false));
2011-11-12 09:25:06 +01:00
when (io.cpu.req_val && io.cpu.req_rdy) {
r_cpu_req_idx <== io.cpu.req_idx;
}
2011-11-13 00:00:45 +01:00
when (state === s_ready && r_cpu_req_val && !io.cpu.itlb_miss) {
2011-11-12 09:25:06 +01:00
r_cpu_req_ppn <== io.cpu.req_ppn;
}
when (io.cpu.req_rdy) {
r_cpu_req_val <== io.cpu.req_val;
2011-11-05 04:52:21 +01:00
}
otherwise {
r_cpu_req_val <== Bool(false);
}
// refill counter
2011-12-09 09:42:43 +01:00
val refill_count = Reg(resetVal = UFix(0, rf_cnt_bits));
2011-11-05 04:52:21 +01:00
when (io.mem.resp_val) {
refill_count <== refill_count + UFix(1);
}
2011-11-12 09:25:06 +01:00
val tag_addr =
Mux((state === s_refill_wait), r_cpu_req_idx(PGIDX_BITS-1,offsetbits),
io.cpu.req_idx(PGIDX_BITS-1,offsetbits)).toUFix;
val tag_we = (state === s_refill_wait) && io.mem.resp_val;
val tag_array = Mem4(lines, r_cpu_req_ppn);
tag_array.setReadLatency(SRAM_READ_LATENCY);
// tag_array.setTarget('inst);
val tag_rdata = tag_array.rw(tag_addr, r_cpu_req_ppn, tag_we);
// valid bit array
val vb_array = Reg(resetVal = Bits(0, lines));
when (io.cpu.invalidate) {
vb_array <== Bits(0,lines);
}
2011-11-12 09:25:06 +01:00
when (tag_we) {
vb_array <== vb_array.bitSet(r_cpu_req_idx(PGIDX_BITS-1,offsetbits).toUFix, UFix(1,1));
2011-11-05 04:52:21 +01:00
}
2011-11-12 09:25:06 +01:00
val tag_valid = Reg(vb_array(tag_addr)).toBool;
val tag_match = (tag_rdata === io.cpu.req_ppn);
// data array
val data_addr =
2011-11-12 09:25:06 +01:00
Mux((state === s_refill_wait) || (state === s_refill), Cat(r_cpu_req_idx(PGIDX_BITS-1, offsetbits), refill_count),
io.cpu.req_idx(PGIDX_BITS-1, offsetmsb-1)).toUFix;
2011-12-09 09:42:43 +01:00
val data_array = Mem4(lines*REFILL_CYCLES, io.mem.resp_data);
data_array.setReadLatency(SRAM_READ_LATENCY);
// data_array.setTarget('inst);
val data_array_rdata = data_array.rw(data_addr, io.mem.resp_data, io.mem.resp_val);
// output signals
2011-11-12 09:25:06 +01:00
io.cpu.resp_val := !io.cpu.itlb_miss && (state === s_ready) && r_cpu_req_val && tag_valid && tag_match;
io.cpu.req_rdy := !io.cpu.itlb_miss && (state === s_ready) && (!r_cpu_req_val || (tag_valid && tag_match));
2011-12-09 09:42:43 +01:00
val word_mux = (new MuxN(REFILL_CYCLES)) { Bits(width = databits) }
word_mux.io.sel := r_cpu_req_idx(offsetmsb - rf_cnt_bits, offsetlsb).toUFix
for (i <- 0 to MEM_DATA_BITS/databits-1) { word_mux.io.in(i) := data_array_rdata((i+1)*databits-1, i*databits) }
io.cpu.resp_data := word_mux.io.out
io.mem.req_val := (state === s_request);
2011-12-09 09:42:43 +01:00
io.mem.req_addr := Cat(r_cpu_req_ppn, r_cpu_req_idx(PGIDX_BITS-1, offsetbits), Bits(0, rf_cnt_bits)).toUFix;
// control state machine
switch (state) {
is (s_reset) {
state <== s_ready;
}
is (s_ready) {
2011-11-13 00:00:45 +01:00
when (io.cpu.itlb_miss) {
state <== s_ready;
}
when (r_cpu_req_val && !(tag_valid && tag_match)) {
state <== s_request;
}
}
is (s_request)
{
2011-11-12 09:25:06 +01:00
when (io.mem.req_rdy) {
state <== s_refill_wait;
}
}
is (s_refill_wait) {
2011-11-12 09:25:06 +01:00
when (io.mem.resp_val) {
state <== s_refill;
}
}
is (s_refill) {
2011-12-09 09:42:43 +01:00
when (io.mem.resp_val && (~refill_count === UFix(0))) {
2011-11-12 09:25:06 +01:00
state <== s_resolve_miss;
}
}
is (s_resolve_miss) {
state <== s_ready;
}
}
}
}