1
0
rocket-chip/rocket/src/main/scala
2013-01-29 21:32:42 -08:00
..
arbiter.scala New TileLink bundle names 2013-01-21 17:18:23 -08:00
config.scala Initial verison of reading config from files 2012-10-15 16:05:50 -07:00
consts.scala New TileLink bundle names 2013-01-21 17:18:23 -08:00
core.scala pipeline reset to the vector unit 2013-01-28 17:56:32 -08:00
ctrl_vec.scala standardize IO naming convention 2013-01-07 13:41:36 -08:00
ctrl.scala re-generalize scoreboard 2013-01-24 18:00:39 -08:00
decode.scala fix bug in quine mccluskey 2012-11-05 00:28:25 -08:00
divider.scala remove broken multiplier early out 2013-01-06 03:47:00 -08:00
dpath_alu.scala merge multiplier and divider 2012-12-12 02:22:47 -08:00
dpath_util.scala correctly sign-extend badvaddr, epc, and ebase 2013-01-24 17:54:59 -08:00
dpath_vec.scala standardize IO naming convention 2013-01-07 13:41:36 -08:00
dpath.scala standardize IO naming convention 2013-01-07 13:41:36 -08:00
ecc.scala clean up I$ parity code 2012-11-24 22:00:43 -08:00
fpu.scala Revert "shuffled FPU control logic around to make functional unit retiming work better" 2013-01-29 19:34:55 -08:00
htif.scala pin cleanup in htif 2013-01-27 12:00:28 -08:00
icache.scala minor tweaks for eos18 tapeout (SRAM r/w port ordering, etc) 2013-01-23 19:27:53 -08:00
instructions.scala constants as traits 2012-10-07 22:20:03 -07:00
multiplier.scala remove global constants; disentangle hwacha a bit 2012-11-17 17:24:08 -08:00
nbdcache.scala don't allow simultaneous reads and writes to the tag ram 2013-01-24 17:55:00 -08:00
package.scala refactor PCR file 2012-11-27 01:28:06 -08:00
ptw.scala standardize IO naming convention 2013-01-07 13:41:36 -08:00
rocket.config Initial verison of reading config from files 2012-10-15 16:05:50 -07:00
tile.scala ready signal fix 2013-01-27 23:04:35 -08:00
tlb.scala standardize IO naming convention 2013-01-07 13:41:36 -08:00
util.scala change write/read port ordering for vlsi_mem_gen script 2013-01-29 21:32:42 -08:00