riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

pipeline reset to the vector unit

Browse Source
This commit is contained in:
Andrew Waterman 2013-01-28 17:56:32 -08:00
parent f2df6147df
commit 37c67f1d87
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
rocket/src/main/scala/core.scala
View File

@ -43,7 +43,7 @@ class Core(implicit conf: RocketConfiguration) extends Component
} else null
if (conf.vec) {
val vu = new vu()
val vu = new vu(Reg(reset))
val vdtlb = new TLB(8)
ptw += vdtlb.io.ptw