riscv/rocket-chip: Rocket Chip Generator (https://github.com/freechipsproject/rocket-chip) - rocket-chip - Tiband Gitea

riscv/rocket-chip

Go to file

Yunsup Lee a0bd0adeb2 change write/read port ordering for vlsi_mem_gen script

2013-01-29 21:32:42 -08:00

rocket/src/main/scala

change write/read port ordering for vlsi_mem_gen script

2013-01-29 21:32:42 -08:00

Languages

Scala 93.1%

C++ 2.1%

Python 2%

Makefile 1.2%

Verilog 0.8%

Other 0.7%