This website requires JavaScript.
Explore
Help
Sign In
riscv
/
rocket-chip
Watch
1
Star
0
Fork
0
You've already forked rocket-chip
Code
Releases
Activity
rocket-chip
/
uncore
/
src
/
main
/
scala
History
Andrew Waterman
2179cb64ae
Let isRead be true for store-conditional
...
This works around a deadlock bug in the L1 D$, and is arguably true.
2015-09-25 15:28:02 -07:00
..
broadcast.scala
use Put/Get/PutBlock/GetBlock constructors in broadcast hub
2015-09-14 12:57:54 -07:00
cache.scala
replace remaining uses of Vec.fill
2015-09-24 17:50:09 -07:00
coherence.scala
make TL -> NASTI converter ingest ClientUncachedTileLinkIO and move functionality to Unwrapper
2015-09-14 12:57:54 -07:00
consts.scala
Let isRead be true for store-conditional
2015-09-25 15:28:02 -07:00
directory.scala
First pages commit
2015-04-29 13:18:26 -07:00
ecc.scala
Chisel3 compatibility: use >>Int instead of >>UInt
2015-08-04 13:15:17 -07:00
htif.scala
make sure CSR/SCR data width matches xLen
2015-09-25 12:07:03 -07:00
metadata.scala
Add Wire() wrap
2015-07-15 20:24:03 -07:00
network.scala
Use Vec.apply, not Vec.fill, for type nodes
2015-08-27 09:47:02 -07:00
package.scala
First pages commit
2015-04-29 13:18:26 -07:00
rtc.scala
use updated NASTI channel constructors
2015-09-25 12:07:27 -07:00
scr.scala
split off SCR functionality from HTIF
2015-09-14 12:57:54 -07:00
tilelink.scala
use updated NASTI channel constructors
2015-09-25 12:07:27 -07:00
uncore.scala
fix broadcast hub and TL -> NASTI converter to support subblock operations
2015-09-14 12:56:44 -07:00
util.scala
Use Vec.apply, not Vec.fill, for type nodes
2015-08-27 09:47:02 -07:00