2179cb64ae
This works around a deadlock bug in the L1 D$, and is arguably true. |
||
---|---|---|
.. | ||
project | ||
src/main/scala | ||
.gitignore | ||
build.sbt | ||
LICENSE | ||
README.md |
Uncore Library
This is the repository for uncore components assosciated with Rocket chip project. To uses these modules, include this repo as a git submodule within the your chip repository and add it as a project in your chip's build.scala. These components are only dependent on the ucb-bar/chisel repo, i.e.
lazy val uncore = project.dependsOn(chisel)
ScalaDoc for the uncore library is available here and an overview of the TileLink Protocol is available here, with associated CoherencePolicy documentation here.