2235 Commits

Author	SHA1	Message	Date
Leway Colin	60c896b48c	Typo: is should be if ? (#786) ... Typo: is should be if ?	2017-06-07 10:40:13 -07:00
Andrew Waterman	d45fc0d670	Merge pull request #785 from freechipsproject/fmul-fix ... Fix FMUL sign of zero	2017-06-06 00:46:03 -07:00
Andrew Waterman	07ad9203ff	Fix FMUL sign of zero	2017-06-05 17:35:42 -07:00
Megan Wachs	8d2e9a8631	Merge remote-tracking branch 'origin/master' into plusarg_docstring	2017-06-05 17:23:44 -07:00
Wesley W. Terpstra	87a5665e43	axi4: only block writes if SAME master has outstanding reads (#782) ... * axi4: only block writes if SAME master has outstanding reads * tilelink2: ToAXI4 rename variable TL uses sources, not IDs like AXI. Keep it less confusing. * tilelink2: ToAXI4 improve stall circuit delay Don't bother decoding the AXI ID to compute stall.	2017-06-05 16:54:00 -07:00
Megan Wachs	7afd5e6070	remove unnecessary whitespace. Fix grammar.	2017-06-05 16:18:57 -07:00
Megan Wachs	8440c4b1c4	plusarg_reader : Add the ability to add a documentation string.	2017-06-05 16:16:52 -07:00
solomatnikov	274d908d98	Changed TLXbar arbitration policy to roundRobin (#781)	2017-06-05 10:20:28 -07:00
Andrew Waterman	16ecbdd5b2	Reduce fanout on critical I$ miss signal	2017-06-02 20:45:50 -07:00
Andrew Waterman	27b143013f	Improve ITLB QoR ... - No need to check cacheability - Remove a gate delay from PMP path	2017-06-02 20:45:50 -07:00
Andrew Waterman	0ffb2c8baf	Simplify and improve QoR of ShiftQueue	2017-06-02 20:44:52 -07:00
Andrew Waterman	8229bdee03	Remove FP unboxing from FMA critical path	2017-06-02 20:44:52 -07:00
Andrew Waterman	7504b47bbe	Improve code quality in FP->FP and Int->FP units	2017-06-02 20:44:52 -07:00
Andrew Waterman	84c4ae775f	Improve QoR for FP->Int conversions	2017-06-02 20:44:52 -07:00
Andrew Waterman	07968df183	Refactor FP Classify	2017-06-02 20:44:52 -07:00
Andrew Waterman	6ecd58a977	Incorporate new div/sqrt unit	2017-06-02 20:44:15 -07:00
Wesley W. Terpstra	b1917e7915	coreplex: add an ISPPort trait to add cross-connect points	2017-06-02 20:43:23 -07:00
Wesley W. Terpstra	81d372137a	coreplex: unconditionally insert a Splitter between tiles and l1tol2	2017-06-02 20:43:21 -07:00
Wesley W. Terpstra	d002cec6ac	NodeNumberer: add an adapter to map inter-chip fabrics	2017-06-02 20:42:17 -07:00
Wesley W. Terpstra	5a2a6b0386	diplomacy: add a CustomNode type that allows direct overload of methods	2017-06-02 20:42:17 -07:00
Wesley W. Terpstra	fed1f53afa	tilelink2: add a TLSplitter to be used for the ISP port	2017-06-02 20:42:17 -07:00
Wesley W. Terpstra	a4bf678954	tilelink2: fix latent Xbar truncation bug ... This was introduced when we switched to HeterogeneousBag for diplomatic IO. It seems a lucky coincidence that nothing has run into this yet!	2017-06-02 20:42:16 -07:00
Wesley W. Terpstra	ce12a64f4b	tilelink2: support SplitterNodes	2017-06-02 20:42:16 -07:00
Wesley W. Terpstra	de39af7f65	tilelink2: make some Xbar methods reusable	2017-06-02 20:42:16 -07:00
Wesley W. Terpstra	0a2a93c27d	diplomacy: add the new Splitter node type	2017-06-02 20:42:16 -07:00
Wesley W. Terpstra	c695237050	diplomacy: make :=* and :*= resolution more flexible	2017-06-02 20:42:16 -07:00
edwardcwang	cdbf67be68	Add a note to wire up jtag_mfr_id (#778) ... Close #774	2017-06-02 18:53:14 -07:00
Wesley W. Terpstra	e0741a2097	axi4: don't map unused masters into TL source ID space	2017-06-02 16:30:16 -07:00
Wesley W. Terpstra	80c63c0da6	rocket: include hartid in cache master names	2017-06-02 15:52:23 -07:00
Wesley W. Terpstra	d25ad10592	diplomacy: require masters to have a name	2017-06-02 15:52:20 -07:00
Wesley W. Terpstra	475ac93cdf	coreplex: print memory map using DTS, also write a JSON for it	2017-06-02 14:27:40 -07:00
Wesley W. Terpstra	ae8734da05	diplomacy: report cacheability in ResourceAddress	2017-06-02 14:27:40 -07:00
Wesley W. Terpstra	985d9750e6	tilelink2: Xbar QoR improvement	2017-06-02 14:27:40 -07:00
Wesley W. Terpstra	9317a00896	tilelink2: ToAXI4, sort and print AXI IDs used	2017-06-02 14:27:37 -07:00
Wesley W. Terpstra	eb14329c63	tilelink2: only combine managers of the same resources	2017-06-01 15:34:43 -07:00
Wesley W. Terpstra	1f531b1593	tilelink2: improve round robin arbiter QoR	2017-06-01 15:34:40 -07:00
Wesley W. Terpstra	5994714970	diplomacy: move manager unification to meta-data only ... Now that PMA circuits already perform address unification, there is no QoR gained by throwing away the true and complete diplomatic address+node information. Defer the unification to pretty printing the DTS address map only.	2017-06-01 15:30:20 -07:00
Wesley W. Terpstra	0fe625c52f	diplomacy: improve PMA circuit QoR	2017-06-01 15:30:20 -07:00
Yunsup Lee	6124bf0cc2	sort entires in the printed address map (#773)	2017-05-31 07:45:46 -10:00
Jacob Chang	e3e77d68e6	PTW now does not require atomic memory operations, so take out the requirement (#767) ... Bug fix in CSR which manifest itself when compiling a config with no extension	2017-05-26 13:11:15 -07:00
Andrew Waterman	dbc5e7c494	Add TLB miss performance counters (#762)	2017-05-23 12:52:25 -07:00
Andrew Waterman	b2b4c1abcd	Separate tag ECC and data ECC options (#761)	2017-05-23 12:51:48 -07:00
Henry Cook	940614625e	TLCacheCork: unsafe flag now _really_ unsafe (#760)	2017-05-22 19:37:11 -07:00
Wesley W. Terpstra	7f1d3c445f	Plusargs -- tilelink timeout detection from the command line (#752) ... * util: PlusArg gives Chisel access to the command-line * tilelink2: add a progress watchdog to Monitors	2017-05-18 22:49:59 -07:00
Wesley W. Terpstra	748a48f667	unittest: balance the run times of the tests	2017-05-17 14:02:59 -07:00
Wesley W. Terpstra	bea2489507	unittest: make overall test duration configurable	2017-05-17 14:02:59 -07:00
Wesley W. Terpstra	c8ba6b2feb	unittests: accept a configurable number of transactions to run	2017-05-17 14:02:59 -07:00
Wesley W. Terpstra	f6f40b1442	unit tests: all should accept timeout override	2017-05-17 14:02:59 -07:00
Wesley W. Terpstra	8c3736e0dc	tilelink2: remove ready-valid fuzzer obsoleted by TLDelayer	2017-05-17 06:47:21 -07:00
Wesley W. Terpstra	1f2236cdb3	diplomacy: appease Jack by removing unused 1st bundles argument	2017-05-17 06:46:07 -07:00
Wesley W. Terpstra	f2d16d49c2	tilelink2: don't widen TLMonitor interface unnecessarily	2017-05-17 06:29:03 -07:00
Wesley W. Terpstra	191dad7800	diplomacy: provide connect access to edges without bundles ... Forcing the bundles to exist early can mess up module ownership.	2017-05-17 06:29:03 -07:00
Megan Wachs	d8996ea85f	Empty commit to force travis	2017-05-16 22:56:58 -07:00
Henry Cook	5f22e91a7f	rocc: fix RoccExampleConfig	2017-05-16 16:44:53 -07:00
Henry Cook	a19fc2549e	tile: add tileBus xbar	2017-05-16 16:12:01 -07:00
Wesley W. Terpstra	3e2b477c0a	rational: adjust comments and add a case for N:M	2017-05-14 15:16:33 -07:00
Wesley W. Terpstra	2119df5a60	vsrc: add ClockDivider3 used to simulate unaligned clocks	2017-05-14 15:05:55 -07:00
Wesley W. Terpstra	05e7501e7a	build: include chiselName and give an example of using it (#738)	2017-05-12 06:25:58 -07:00
Wesley W. Terpstra	18725a05b0	DTS tweaks (#740) ... * rocket: do not report 's' in isa string * rocket: report the micro-architecture of the core	2017-05-12 05:32:57 -07:00
Henry Cook	5f3a4ada1b	diplomacy: add legalize method to AddressSet	2017-05-10 12:54:24 -07:00
Henry Cook	3af40bff8b	tilelink: better address masking for fuzzing	2017-05-10 12:54:24 -07:00
Wesley W. Terpstra	3eaa973da7	tilelink2: add earlyAck to regression	2017-05-09 17:35:26 -07:00
Wesley W. Terpstra	3e7bdcbf5e	tilelink2: Fragmenter should ignore error when not valid	2017-05-09 17:35:26 -07:00
Wesley W. Terpstra	43c9f5fe7e	tilelink2: keep earlyAck Fragmenter sources distinct	2017-05-09 17:35:22 -07:00
Andrew Waterman	3a9bbd7e58	Merge branch 'master' into vectored-stvec	2017-05-08 14:08:09 -07:00
Wesley W. Terpstra	2d8a49cc06	tilelink2: Fragmenter client must request global FIFO	2017-05-08 00:56:45 -07:00
Wesley W. Terpstra	36f4584bb1	axi4: Test AXI4-Lite in regression	2017-05-08 00:31:35 -07:00
Wesley W. Terpstra	3209e58845	axi4: SRAM support 0 userBits	2017-05-08 00:31:14 -07:00
Wesley W. Terpstra	db76ff2d86	axi4: Deinterleaver must gather R also for single ID ... In order to guarantee that a complete R can be sent without sinking B, the Deinterleaver must do its job even on AXI-Lite.	2017-05-08 00:17:06 -07:00
Wesley W. Terpstra	8fc27b0bf2	axi4: IdIndexer; a single ID does NOT imply no response interleaving ... Some slaves may never send R until you process their B. Thus, while there is no read response interleaving, there is still interleaving between R and B, which breaks AXI4ToTL.	2017-05-08 00:17:06 -07:00
Wesley W. Terpstra	4847c32599	tilelink: ToAXI4 - must interlock till last beat ... AXI4 makes no guarantee that bursts are handled atomicly. Thus, you could be part-way through a read burst and suddenly a write cuts ahead and is visible later, violating FIFO.	2017-05-08 00:17:06 -07:00
Wesley W. Terpstra	8169ba6411	axi4: IdIndexer now handles 0-width IDs	2017-05-08 00:17:02 -07:00
Andrew Waterman	7eefc12705	Support vectored stvec interrupts, too ... 137812654e	2017-05-07 15:40:08 -07:00
Andrew Waterman	c6135a02df	Revert "rocket: hard-wire UXL/SXL fields to 0" ... This reverts commit ea0714bfcb. We've waffled on this matter in the priv spec: 326bec83de	2017-05-07 15:23:21 -07:00
Andrew Waterman	dd1546fd69	Check PPN LSBs for superpage PTEs ... 5a32fe8782	2017-05-05 15:30:09 -07:00
Scott Johnson	1b3b228790	ITIM supports PutPartial	2017-05-04 00:57:52 -07:00
Andrew Waterman	398600d4da	Interlock to prevent ITIM hazard when tl.a.valid & tl.d.valid & !tl.d.ready	2017-05-04 00:57:29 -07:00
Scott Johnson	1cc665717d	Wes fix for AXI2TL timeout when writes backed up	2017-05-04 00:54:21 -07:00
Andrew Waterman	fa6ecdf813	Fix RVC/uncacheable instruction memory performance bug ... 9c1d126965 was an incomplete fix, so sometimes we were requesting pipeline replays when they weren't necessary.	2017-05-03 17:52:06 -07:00
Henry Cook	1f1240baf1	fuzzer: allow fuzzing range to be overridden	2017-05-03 15:29:14 -07:00
Megan Wachs	f8c92d2669	Merge branch 'master' into pipeline-mmio	2017-05-03 08:37:12 -07:00
Andrew Waterman	4efcb5a139	Increase frontend decoupling (#722) ... Reduce pathological RVC stalls	2017-05-03 07:54:46 -07:00
Henry Cook	05ca88fb47	Merge branch 'master' into pipeline-mmio	2017-05-03 01:59:59 -07:00
Megan Wachs	922a8ef5e0	local_interrupts: Correct off-by-1 if there is no SEIP	2017-05-02 21:55:25 -07:00
Henry Cook	4dd3345db2	Merge branch 'master' into pipeline-mmio	2017-05-02 16:23:26 -07:00
Andrew Waterman	3a1a37d41b	Support PutPartial in ScratchpadSlavePort	2017-05-02 03:07:02 -07:00
Andrew Waterman	938b089543	Remove legacy devices that use AMOALU ... I'm going to change the AMOALU API, and so I'm removing dependent dead code.	2017-05-02 03:05:41 -07:00
Andrew Waterman	f8151ce786	Remove subword load muxing in ScratchpadSlavePort	2017-05-02 00:14:46 -07:00
Andrew Waterman	044b6ed3f9	Improve logical ops in AMOALU ... As with integer ALU, shave off some muxing.	2017-05-02 00:14:46 -07:00
Andrew Waterman	f49172b5bc	ScratchpadSlavePort doesn't support byte/halfword atomics	2017-05-02 00:14:46 -07:00
Wesley W. Terpstra	fe280187a1	axi4: Fragmenter cuts all input channel readys ... AXI4 forbids any input to lead combinationally to an output.For the AXI4ToTL direction, front-load the cuts for {AW, AR, W}.readyAXI4ToTL makes the R and B channels irrevocable.	2017-05-01 22:53:41 -07:00
Wesley W. Terpstra	3d06f01a2c	rocket: turn on early ack for ITIM	2017-05-01 22:53:41 -07:00
Wesley W. Terpstra	58a4529cc5	axi4: the last missing piece for safe FIFO ordering	2017-05-01 22:53:41 -07:00
Wesley W. Terpstra	b0b5601e8d	axi4: ToTL correct error handling ... If there is an illegal AWADDR = 0x2 on a 32-bit bus, remapping it to an aligned address on the error device may make the mask inconsistent with the address + size.	2017-05-01 22:53:41 -07:00
Wesley W. Terpstra	661015a78d	axi4: switch arbiter to round robin	2017-05-01 22:53:41 -07:00
Wesley W. Terpstra	976af7a8c7	tilelink2: better width inference for {left,right}OR	2017-05-01 22:53:41 -07:00
Wesley W. Terpstra	40f18e6e43	diplomacy: optimize IdRange overlap detection	2017-05-01 22:53:41 -07:00
Wesley W. Terpstra	30f1f1e7c7	rocket: turn on early ack for DTIM	2017-05-01 22:53:41 -07:00
Wesley W. Terpstra	6ee69454c3	tilelink2: Fragmenter now supports early Ack	2017-05-01 22:53:41 -07:00
Wesley W. Terpstra	e09fa866b7	tilelink2: FIFOFixer should NOT change client request status ... Just because some clients are not FIFO does not matter. Downstream FIFOFixers will still present a legitimate single domain to those client who care.	2017-05-01 22:53:41 -07:00
Scott Johnson	b040a462c9	Wes's change to remove user bits from external AXI interface, and add 1 cycle latency to make sure external AXI is compliant	2017-05-01 22:53:41 -07:00
Wesley W. Terpstra	a71f708dc7	rocketchip: move the Error device to 0x3000	2017-05-01 22:53:41 -07:00
Wesley W. Terpstra	d27e1928dd	axi4: make maxFlight a per-master parameter	2017-05-01 22:53:40 -07:00
Wesley W. Terpstra	e1a072a644	axi4: massage test cases into shape again	2017-05-01 22:53:40 -07:00
Wesley W. Terpstra	9f08c484bd	tilelink2: ToAXI4 provide FIFO order semantics	2017-05-01 22:53:40 -07:00
Wesley W. Terpstra	61a6f94196	axi4: get unit tests legal again	2017-05-01 22:53:40 -07:00
Wesley W. Terpstra	bf5cb396b9	rocketchip: relax mmio no-interleaving requirement	2017-05-01 22:53:40 -07:00
Wesley W. Terpstra	24f577c156	axi4: Deinterleaver ensures R channel ID does not change till last	2017-05-01 22:53:40 -07:00
Wesley W. Terpstra	b4188ee625	axi4: ToTL supporting pipelined MMIO	2017-05-01 22:53:40 -07:00
Wesley W. Terpstra	ca2cb033cd	rocketchip: fix uses of AXI4 Fragmenter	2017-05-01 22:53:40 -07:00
Wesley W. Terpstra	e100a943ea	axi4: simplify Fragmenter by using user bits	2017-05-01 22:53:40 -07:00
Wesley W. Terpstra	7a1d107c9e	rocketchip: include an ErrorSlave by default	2017-05-01 22:53:37 -07:00
Wesley W. Terpstra	641a4d577a	tilelink2: Error device for returning errors on demand	2017-05-01 22:53:02 -07:00
Wesley W. Terpstra	a580b17ece	axi4: IdIndexer => reduce number of needed ids	2017-05-01 22:53:01 -07:00
Wesley W. Terpstra	06efc01d96	axi4: an adapter to remove user bits	2017-05-01 22:53:01 -07:00
Wesley W. Terpstra	f1217519f1	axi4: RegisterRouter; concurrent response illegal in AXI	2017-05-01 22:53:01 -07:00
Wesley W. Terpstra	5163ccd11f	axi4: RegisterRouter supports user bits	2017-05-01 22:53:01 -07:00
Wesley W. Terpstra	de6ea9b442	axi4: support user bits in SRAM	2017-05-01 22:53:01 -07:00
Wesley W. Terpstra	396ecacda4	AXI4: add an optional user bundle field	2017-05-01 22:53:01 -07:00
Andrew Waterman	d6e69066a5	Fix ITIM loads (#716) ... An incorrectly-set ready signal caused bad data to be read from the RAM.	2017-05-01 17:41:25 -07:00
Andrew Waterman	dd85d7e0a0	I$: Don't raise io.resp.valid if io.s1_kill was high previous cycle ... @solomatnikov found the bug. It doesn't manifest in Rocket because the Frontend masks io.resp.valid with s2_valid.	2017-04-28 16:44:58 -07:00
Megan Wachs	d67738204f	Interrupts: Less Pessimistic Synchronization (#714) ... * interrupts: Less pessimistic synchronization for the different interrupt types. There are some issues with the interrupt number assignments. * interrupts: Allow an option to NOT synchronize all the external interrupts coming into PLIC * interrupts: ExampleRocketChipTop uses PeripheryAsyncExtInterrupts. Realized 'abstract' doesn't do what I thought in Scala. * interrupts: use consistent async/periph/core ordering * interrupts: Properly condition on 0 External interrupts * interrupts: CLINT is also synchronous to periph clock	2017-04-28 14:49:24 -07:00
Andrew Waterman	7416f2a17e	Unbreak groundtest	2017-04-28 02:10:33 -07:00
Andrew Waterman	8fd5ecdff8	Set io.cpu.resp.bits.addr for MMIO loads without affecting QoR	2017-04-27 19:50:38 -07:00
Andrew Waterman	7c70aa593e	Minor stylistic and QoR improvements to PLIC	2017-04-27 19:35:20 -07:00
Henry Cook	3d0ed80ef6	new parameters ResetVectorBits, MaxHartIdBits, and MaxPriorityLevels	2017-04-27 18:17:31 -07:00
Henry Cook	bdb526a9f0	coreplex: DefaultCoreplex => RocketPlex	2017-04-27 18:17:09 -07:00
Andrew Waterman	99de42d34c	Swap order of ITIM WidthWidget and Fragmenter ... e99fa057ac accidentally reversed them	2017-04-27 15:30:02 -07:00
Andrew Waterman	8c10caeef9	Express PMP mask generation with incrementer, not adder ... DC apparently doesn't always pick up the ((x + 1) ^ x) idiom. Use (x + ~(x + 1)) instead.	2017-04-27 15:16:29 -07:00
Henry Cook	e99fa057ac	cleanup scratchpad nodes	2017-04-27 14:02:05 -07:00
Andrew Waterman	b2b4725522	Fix zero-width wire issues when ITIM is disabled	2017-04-26 22:43:00 -07:00
Andrew Waterman	e23ee274f6	Size hartid field with NTiles, not XLen	2017-04-26 20:11:43 -07:00
Andrew Waterman	dc753bfa95	Fix I$ elaboration when ITIM is disabled	2017-04-26 19:35:35 -07:00
Andrew Waterman	80d826b94a	Make DTIM deduplicatable	2017-04-26 19:35:35 -07:00
Andrew Waterman	418879a47f	Add Instruction Tightly Integrated Memory	2017-04-26 19:35:35 -07:00
Andrew Waterman	ee6702e5e0	Support indexing 1-entry Seqs ... It's a zero-width wire special case. Closes #706.	2017-04-26 19:35:35 -07:00
Andrew Waterman	2e23d46631	Use val instead of def in ECC calculations ... This allows nicer-looking code to avoid generating lots of redundant nodes.	2017-04-26 19:35:35 -07:00
Megan Wachs	7ad4cc36f7	debug: Prevent writes to DATA/PROGBUF when busy	2017-04-26 11:11:21 -07:00
Henry Cook	7f5f1c7631	Merge branch 'master' into async_queue_option	2017-04-25 14:58:11 -07:00
Henry Cook	9bb0d92381	Merge branch 'master' into async_queue_option	2017-04-25 11:23:22 -07:00
Henry Cook	60d71efa36	ahb: make hreadyout fuzzing a sram parameter	2017-04-25 11:11:31 -07:00
Henry Cook	ca435c2f40	uncore: more verbose requires	2017-04-25 11:11:31 -07:00
Wesley W. Terpstra	f3ab23d068	dcache: fix stupidly wrong crossing comparison (#703)	2017-04-25 09:18:41 -07:00
Wesley W. Terpstra	4807ce7ced	dcache: put a flow Q to absorb back-pressure without restarting pipeline (#701) ... * dcache: put a flow Q to absorb back-pressure without restarting pipeline When used with a RationalCrossing, pipelined MMIO does not come out cleanly. The first beat works, but if the second beat gets stalled, the pipeline is restarted. This is a quick hacky test to absorb the beats. Perhaps a better fix can be made to achieve the same effect. * dcache: provision as few stages as possible	2017-04-24 23:28:04 -07:00
Wesley W. Terpstra	9c1d126965	Allow speculative fetch to uncacheable memory if it hits in I$ (#700) ... @aswaterman it's in	2017-04-24 19:12:37 -07:00
Wesley W. Terpstra	11ff4dfbb9	rocket: seip (int 9) is only present if VM is enabled (#699)	2017-04-24 15:58:33 -07:00
Wesley W. Terpstra	d0f3004097	tilelink2: help tools save some registers in the WidthWidget (#691)	2017-04-24 15:13:58 -07:00
Andrew Waterman	65928dc6a0	Don't push RAS for "auipc ra, X; jalr ra, ra, Y"	2017-04-24 02:01:15 -07:00
Andrew Waterman	36a7971975	Bypass scoreboard to reduce MMIO latency	2017-04-24 02:01:15 -07:00
Andrew Waterman	845e6f7458	Filter out duplicate test suites ... I botched the refactoring in 5934c7b4b9	2017-04-24 02:01:15 -07:00
Andrew Waterman	f2d4cb8152	Update RAS speculatively from fetch stage	2017-04-24 02:01:15 -07:00
Andrew Waterman	3b2c15b648	Use tininess-after-rounding in FPU	2017-04-24 02:01:15 -07:00
Andrew Waterman	c36c171202	Use correct interrupt priority order	2017-04-24 02:01:15 -07:00
Andrew Waterman	bf861293d9	Add ShiftQueue; use it	2017-04-24 02:01:15 -07:00
Andrew Waterman	d24d8ff84b	Don't stall the frontend, making it easier to add more features later	2017-04-24 02:01:15 -07:00
Andrew Waterman	061a0adceb	Fetch smaller parcels from the I$	2017-04-24 02:01:15 -07:00
Ben Keller	0aa8f7d61d	Add narrowData option to AsyncQueue. ... This option reduces the number of wires that cross the clock boundary. This can be a useful feature if the clock boundary coincides with a voltage boundary, in which case the number of level shifters is reduced. However, this introduces a path that crosses from sink->source->sink domain, so the option is disabled by default.	2017-04-21 16:31:17 -07:00
Megan Wachs	c72b15f2a0	Down with any require() statement that makes me RTFC	2017-04-21 15:44:42 -07:00
Henry Cook	54820e094d	Make more require statements in diplomacy verbose (#693) ... * diplomacy: add more verbose requirements * bump firrtl	2017-04-20 13:18:39 -07:00
Henry Cook	ef8a819763	Miscellaneous periphery improvements (#689) ... * fifofixer: work around zero-width wires for single source id * periphery: sourceshrinker takes maxInFlight parameter	2017-04-20 11:28:00 -07:00
Megan Wachs	9002e7e532	debug: Debug Module needs to handle DMI NOPs even if DTM won't send them.	2017-04-20 10:19:50 -07:00
Megan Wachs	cc7f0a5b7a	debug: whitespace cleanup	2017-04-20 10:19:50 -07:00
Megan Wachs	5934779082	debug: Clean up ValidReg assertion.	2017-04-20 10:19:50 -07:00
Megan Wachs	0c013a56c0	debug: Make DMI NOPs really NOPs. ... This simplifies SW design and CDC issues.	2017-04-20 10:19:50 -07:00
Andrew Waterman	67404a665b	When not using a cache, LR/SC isn't legal even on cacheable memory	2017-04-20 08:47:03 -07:00
Megan Wachs	1be13d6b4c	PLIC: To avoid hazard between enable -> claim, enforce concurrency=1	2017-04-19 21:37:37 -07:00
Megan Wachs	3dfd584075	regmapper: remove the Pipe in the RegMapper Queue ... With this pipe here, devices which declare concurrency > 0 actually accept transactions on the same cycle they complete the previous one. This is unexpected behavior.	2017-04-19 21:37:37 -07:00
Wesley W. Terpstra	b4d17c76d1	coreplex: make rational+synchronous crossing configurable (#688)	2017-04-19 16:16:05 -07:00
Megan Wachs	408107447c	debug: DMI response should be busy, not zero, when there is an error. (#685)	2017-04-18 21:41:52 -07:00
Andrew Waterman	d82a0dc231	Mitigate D$ exception critical path, yet again	2017-04-18 00:47:58 -07:00
Andrew Waterman	c99ce7ce5d	Only report D$ exceptions on not-nacked accesses	2017-04-18 00:47:58 -07:00
Andrew Waterman	5934c7b4b9	Fix description of LR/SC test suites	2017-04-18 00:47:58 -07:00
Andrew Waterman	a956b78dd2	In TLBPermissions, merge across some region types ... We only care whether they have side effects or not.	2017-04-18 00:47:58 -07:00
Andrew Waterman	6de6f38894	Pipeline D$ exception response into s2	2017-04-18 00:47:58 -07:00
Andrew Waterman	657f4d4e0c	Permit early grant acks to broadcast hub	2017-04-18 00:47:58 -07:00
Andrew Waterman	cc9ec1d51a	Send D$ grant acks early; accept release acks early ... We now need to block the B-channel for a few cycles after a grant to allow the processor to get at least one request through, preventing livelock.	2017-04-18 00:47:58 -07:00
Andrew Waterman	728569c717	Reduce access-exception generation critical path	2017-04-18 00:47:58 -07:00
Andrew Waterman	a59a3f15e4	Disable LR/SC tests for scratchpad configs	2017-04-18 00:47:58 -07:00
Andrew Waterman	c366007a0d	Tighten PMAs for LR/SC and misaligned accesses ... - LR/SC on cacheable memory only (not even scratchpad) - No misaligned accesses on regions with get/put-effects	2017-04-18 00:47:58 -07:00
Andrew Waterman	74a7838de0	In TLBPermissions, don't merge regions of different types	2017-04-18 00:47:58 -07:00
Andrew Waterman	7871ec82c4	Guarantee probe forward progress during LR storm	2017-04-18 00:47:58 -07:00
Andrew Waterman	debcbca7de	Make PMP tolerant to PA size << VA size	2017-04-17 10:28:33 -07:00
Andrew Waterman	a454edaaf7	Treat exceptions as steps for the purposes of single-stepping	2017-04-17 10:28:33 -07:00
Megan Wachs	af6b2d8051	debug: DATA Region has to be aligned for ld/sd to correctly detect 64-bit cores.	2017-04-17 10:28:33 -07:00
Megan Wachs	b44d5f9386	debug: correctly consider .transfer bit in COMMAND	2017-04-17 10:28:33 -07:00
Megan Wachs	79477fbea6	debug: Properly consider 'transfer' bit	2017-04-17 10:28:33 -07:00
Megan Wachs	2dc4be6294	debug: remove preexec. Simplify the state machine since you can always just 'execute' once.	2017-04-17 10:28:33 -07:00
Wesley W. Terpstra	7b8af96fc2	diplomacy: use circles for nodes again	2017-04-14 18:09:14 -07:00
Wesley W. Terpstra	2f22fca615	rocket: reverse input edge for better output	2017-04-14 18:09:14 -07:00
Wesley W. Terpstra	ae8fd0c60f	graphML: don't draw unconnected LazyModules	2017-04-14 18:09:14 -07:00
Wesley W. Terpstra	fcf774f125	graphML: reverse interrupt arrows	2017-04-14 18:09:14 -07:00
Jacob Chang	d3925f0998	Add hooks to print debug information into the graphml file	2017-04-14 18:09:14 -07:00
Wesley W. Terpstra	ba8be17c9a	tilelink2: RAMModel, use CRC16 to check AMO response	2017-04-14 15:13:40 -07:00
Wesley W. Terpstra	6aeec673f2	util: add a CRC calculator	2017-04-14 15:13:40 -07:00
Wesley W. Terpstra	d794218ec3	tilelink2: RAMModel now checks atomic results	2017-04-14 15:13:40 -07:00
Wesley W. Terpstra	4f0ae1eab7	tilelink2: annotate which test generates RAMModel output	2017-04-14 15:13:40 -07:00
Wesley W. Terpstra	0b65fe9532	unittest: put AtomicAutomata under regression	2017-04-14 15:13:39 -07:00
Wesley W. Terpstra	248acbd1b4	tilelink2: add a generic TL2 atomic evaulation unit	2017-04-14 15:13:39 -07:00
Megan Wachs	fd7f4a4c0f	jtag: make it easier to assign MFR ID externally	2017-04-14 01:03:11 -07:00
Andrew Waterman	34d45b4fb0	Fix whitespace error	2017-04-14 01:03:11 -07:00
Andrew Waterman	fdfcffb0b2	Catch bad physical address MSBs when VA size > PA size	2017-04-14 01:03:11 -07:00
Andrew Waterman	6fbbccca3e	Improve Seq indexing QoR	2017-04-14 01:03:11 -07:00
Andrew Waterman	d203c4c654	Check AMO operation legality in TLB	2017-04-14 01:03:11 -07:00
Yunsup Lee	6359ff96e5	Several ScratchpadSlavePort bug fixes (#676) ... * only replicate scratch slave d-channel resp when AMO req * dtim: port can't support put partial mask with holes * dtim: use \!isRead instead of isAMO * Fix ScratchpadSlavePort looking at wrong Acquire message Rename acq to a in the helper method. Delete isRead and isWrite altogether.	2017-04-13 23:25:51 -07:00
Andrew Waterman	b9e042d2bf	Unconditionally write badaddr, possibly to zero ... 59d33f6b83	2017-04-12 13:35:02 -07:00
Jim Lawson	907d369bde	Remove tests obsoleted by new FP encoding proposal (#672)	2017-04-11 19:12:35 -07:00
Wesley W. Terpstra	1c36ab8bf7	Fragmenter: forbid multiple sink IDs ... Otherwise a slave might respond with different IDs for different requests and the Fragmenter would violate the requirement that control signals remain unchanged for a burst.	2017-04-11 12:38:00 -07:00
Wesley W. Terpstra	84dc2ae822	CacheCork: remove probe support	2017-04-11 12:34:18 -07:00
Andrew Waterman	9a983c12a3	Implement new FP encoding proposal ... https://groups.google.com/a/groups.riscv.org/d/msg/isa-dev/_r7hBlzsEd8/cWPyJKMzCQAJ	2017-04-10 22:38:25 -07:00
Andrew Waterman	470c6711a7	Do some CSE by hand, per @terpstra	2017-04-10 22:38:25 -07:00
Wesley W. Terpstra	71bf929505	maskgen: support wider granularity result (#665) ... Sometimes it is useful to generate a mask with bits that correspond to a larger unit than bytes.	2017-04-09 20:06:23 -07:00
Andrew Waterman	a43bf2feae	Add vectored interrupt support ... 4dcaa944ba I also added a test, which does indeed pass, but I don't want to bump riscv-tools for that alone: ba6d88466a	2017-04-08 00:29:45 -07:00
Megan Wachs	051acee76c	Debug: Fix off-by-1 for detecting nonexistent harts.	2017-04-07 16:47:16 -07:00
Megan Wachs	01372e1686	use Wire() correctly to assign a value	2017-04-07 16:47:16 -07:00
Megan Wachs	9ae4838708	jtag: Get rid of chisel deprecation warnings	2017-04-07 16:47:16 -07:00
Megan Wachs	22c6f728c3	debug: Use flags for resume instead of program buffer. Untested.	2017-04-07 16:47:16 -07:00
Megan Wachs	d361e9e343	debug: temporarily leave preexec in place	2017-04-07 16:47:16 -07:00
Megan Wachs	0e2c34b0d6	debug: update register map with new spec	2017-04-07 16:47:16 -07:00
Megan Wachs	df5caba7bf	debug: Make it easier to override parts of the Default Debug Config (#655) ... * Handle single-step with a pipeline stall, not a flush The pipeline flush approach broke when I changed the pipeline stage the flush happens from * debug: Make it easier to override parts of the Default Debug Config * Fix typo in Debug code generation abstractGeneratedI should be abstractGeneratedS when pulling out the opcode. This doesn't actually break anything, but fix it for clarity.	2017-04-06 10:33:17 -07:00
Andrew Waterman	c861c4925e	Don't signal access exceptions on invalid PTEs ... The PPN should not be interpreted in this case.	2017-04-05 21:46:55 -07:00
Andrew Waterman	2e09253d26	Revive I$ parity option ... Pipeline the parity check into the second stage, so that the data RAM access + parity check do not become the critical path.	2017-04-05 21:46:55 -07:00
Andrew Waterman	43917dd59f	Get I$ s1_kill signal off the critical path	2017-04-05 21:46:55 -07:00
Andrew Waterman	744fb2e4b9	Cut imem.resp.ready critical path with a flow queue ... This is only necessary for RVC, where the decode latency is much higher.	2017-04-05 21:46:55 -07:00
Andrew Waterman	3e72f9779f	Handle single-step with a pipeline stall, not a flush ... The pipeline flush approach broke when I changed the pipeline stage the flush happens from	2017-04-05 19:52:44 -07:00
Megan Wachs	2601740542	debug: fix some typos related to the ID->SEL mapping functions	2017-04-05 15:14:32 -07:00
Megan Wachs	b94f1f15b0	debug: redirect DMI NOPs to CONTROL register so things don't hang during reset	2017-04-05 15:14:32 -07:00
Megan Wachs	eef05cc1fc	debug: Enforce mapping between hartsel and hartid, use more reasonable defaults for DATA and PROGBUF sizes.	2017-04-05 15:14:32 -07:00
solomatnikov	127f121ef2	Preserve id_do_fence (#651)	2017-04-05 08:29:45 -07:00
Andrew Waterman	19f0ae64a0	Only set id_reg_fence when AMO/FENCE is actually executed ... This is a performance bug, not a correctness bug. But randomly stalling because of garbage bits coming out of the I$ should be avoided. h/t @solomatnikov	2017-04-03 21:13:52 -07:00
Megan Wachs	629e9a2ef6	debug: Put DebugROM back inside the overall Debug Module (#647)	2017-04-03 16:36:53 -07:00
Megan Wachs	d2c1bdc2ce	Debug Controls (#639) ... * debug: Bump OpenOCD version to one that drives resets and sets cmderr appropriately. * debug: Export the dmactive and ndreset signals to the top level and drive reset as intended in the TestHarness.	2017-04-03 13:31:35 -07:00
Andrew Waterman	410e9cf736	I$ bugfix, to be reworked	2017-03-31 12:17:41 -07:00
Henry Cook	b9550e8523	Merge branch 'master' into name-rams	2017-03-30 17:36:01 -07:00
Andrew Waterman	a8a2ee711c	Give I$ RAMs consistent names	2017-03-30 15:50:54 -07:00
Andrew Waterman	2720095b8e	Give D$ RAMs consistent names	2017-03-30 15:49:14 -07:00
Andrew Waterman	70e7e90c02	Remove splitMetadata option from L1 caches ... This is a property of the specific cache microarchitecture, not actually an independently tunable knob.	2017-03-30 15:48:55 -07:00
Megan Wachs	9de06f8c83	Merge remote-tracking branch 'origin/master' into debug_v013_pr	2017-03-30 08:01:11 -07:00
Andrew Waterman	fd39eadcd6	New PMP encoding	2017-03-30 00:36:23 -07:00
Wesley W. Terpstra	2f2b472098	rocket: split the interrupt controller into its own node	2017-03-30 00:36:23 -07:00
Wesley W. Terpstra	a2fc51d65e	soc: compatible with "simple-bus" => scanned for platform devices	2017-03-30 00:36:23 -07:00
Andrew Waterman	3546c8d133	If any PMPs are supported, all CSRs exist	2017-03-30 00:36:23 -07:00
Andrew Waterman	8f73a58d90	Report access exception, not page fault, if page-table walk fails	2017-03-30 00:36:23 -07:00
Andrew Waterman	25232070ec	Don't redundantly set resp_ae in PTW	2017-03-30 00:36:23 -07:00
Andrew Waterman	80fb002962	Don't use Vec as lvalue	2017-03-30 00:36:23 -07:00
Henry Cook	d3bc99e253	get local interrupts out of the tile	2017-03-30 00:36:23 -07:00
solomatnikov	0b9fc94421	Assertion for back-to-back uncached and cached ops (#631)	2017-03-29 23:07:17 -07:00
Megan Wachs	d8033b20fc	Merge remote-tracking branch 'origin/master' into debug_v013_pr	2017-03-29 14:58:04 -07:00
Megan Wachs	375a039279	debug: Use proper write-1-to-clear ABSTRACTCS.cmderr behavior (because fesvr code is using correct spec)	2017-03-28 21:14:22 -07:00
Megan Wachs	ca9a5a1cf7	debug: Fixes in how the SimDTM was hooked up to FESVR	2017-03-28 21:13:45 -07:00
Andrew Waterman	8dfbf4532a	Use 1 MHz as default timebase (#628) ... Defaulting to 0 prevents Linux from booting	2017-03-28 19:59:56 -07:00
Andrew Waterman	44fb3be7d0	Fix MMIO/cache refill concurrency bug in DCache ... There's a structural hazard on s2_req, so disallow cache refill initiation while any MMIO loads are in flight.	2017-03-28 17:16:29 -07:00
Andrew Waterman	db3ed12ce3	Fix regression in groundtest DummyPTW ... Initialize all fields in PTWResp for determinism, which should prevent this sort of problem in the future.	2017-03-28 00:56:14 -07:00
Andrew Waterman	4215f480ef	Write instruction to badaddr on illegal instruction traps	2017-03-28 00:56:14 -07:00
Megan Wachs	d6ab929c41	debug: Remove older version of JTAG interface as it is superseded by the one in jtag package.	2017-03-27 21:25:37 -07:00
Megan Wachs	bb64c92906	csr: Bring functionality in line with v13 spec. ebreak does not cause exception in Debug Mode, it just starts at Debug ROM again.	2017-03-27 21:21:48 -07:00
Megan Wachs	42ca597478	debug: Breaking change until FESVR is updated as well. ... * Replace v11 Debug Module with v13 module. * Correct all instantiating interfaces. * Rename "Debug Bus" to "DMI" (Debug Module Interface) * Use Diplomacy interrupts for DebugInterrupt * Seperate device for TLDebugROM	2017-03-27 21:19:08 -07:00
Megan Wachs	43804726ac	tilelink2: more helpful requirement message	2017-03-27 21:05:05 -07:00
Megan Wachs	0c3d85b52b	debug: add generated ROM contents and register fields.	2017-03-27 21:01:36 -07:00
Andrew Waterman	05cbdced78	Work around zero-entry vec issue in Chisel	2017-03-27 17:57:26 -07:00
Andrew Waterman	d42d8aaea7	Make SEIP writable	2017-03-27 16:37:09 -07:00
Andrew Waterman	c7c357e716	Add local interrupts to core (but not yet to coreplex)	2017-03-27 16:37:09 -07:00
Andrew Waterman	069858a20c	rocket: separate page faults from physical memory access exceptions	2017-03-27 16:37:09 -07:00
Andrew Waterman	ea0714bfcb	rocket: hard-wire UXL/SXL fields to 0 ... a2a3346e73	2017-03-27 16:37:09 -07:00
Wesley W. Terpstra	5b339b6bbd	tilelink2 Monitor: catch incorrect use of source ID	2017-03-27 16:30:46 -07:00
Wesley W. Terpstra	75eba294ec	DCache: Release from the correct ID as well	2017-03-27 16:30:46 -07:00
Wesley W. Terpstra	4959771c97	Revert "For D$, use source 0 through N-1 for MMIO, not 1 through N" ... This reverts commit 0538dc77ce.	2017-03-27 16:30:46 -07:00
Wesley W. Terpstra	fa7ead6357	Revert "Use Reg(Vec) instead of Seq(Reg) for DCache MMIO" ... This reverts commit fb6498f2c3.	2017-03-27 16:30:46 -07:00
Megan Wachs	70fa10fc55	Util: Add ResetCatchAndSync for synchronous deassert of Async Reset (#615)	2017-03-27 03:29:07 -07:00
Megan Wachs	08c4f7cea6	RocketTile: Create a wrapper for SyncRocketTile as well (#616) ... * RocketTile: Create a wrapper for SyncRocketTile as well There is no guarantee that debugInterrupt is synchronous to tlClk, even though it is true in the current implementation. It will not be true in future implementations, as decoupling this allows the debugInterrupt to be asserted across tlClk gating/reset scenarios. Therefore, even for SyncRocketTile, the debug interrupt needs to be synchronized to coreClk, and for RationalRocketTile, 1 cycle of synchronization is not sufficient. Even though other interrupts may be synchronized, we just synchronize them all to simplify the code at the expense of a few cycles latency. It could still be nice to use a parameter vs hard coding "3". * RocketTile: Actually use the SyncRocketTile wrapper to get properly synchronized resets.	2017-03-27 02:45:37 -07:00
Megan Wachs	11507ac7d6	TLROM: Use Resource as a parameter rather than assuming SimpleDevice. ... This allows more flexibility e.g. considering the ROM as part of other devices.	2017-03-26 20:58:14 -07:00
Megan Wachs	bf648514e3	TLROM: allow name and compatibility strings to be provided by subclasses.	2017-03-26 20:58:14 -07:00
Megan Wachs	8e6beb80be	Add ucb-art/chisel-jtag (#612) ... * jtag: Add ucb-art/chisel-jtag to junctions. * jtag: Add missing Utils file for Tristate and NegativeEdgeLatch * jtag: move to a top-level package	2017-03-26 18:03:21 -07:00
Andrew Waterman	0e2b780089	Bump hardfloat, giving us the 5th rounding mode finally!	2017-03-26 14:20:16 -07:00
Andrew Waterman	e710e32f10	Implement new FP encoding proposal ... Single-precision values are stored in the regfile as double-precision, so that FSD on a single-precision value stores a proper double and FLD restores it as either a double or a single.	2017-03-26 14:20:16 -07:00
Andrew Waterman	7180352067	Fix groundtest to provide missing signals to TLB	2017-03-26 14:20:16 -07:00
Andrew Waterman	5d1165c850	Express PMP mask generator using a carry chain ... This allows it to be optimized like an adder, improving QoR when it is on the critical path.	2017-03-26 14:20:16 -07:00
Andrew Waterman	bb42f3bf3b	WIP on FPU subword recoding	2017-03-26 14:20:16 -07:00
Wesley W. Terpstra	537274b645	coreplex: move buffers inside the coreplex ... This should make hierarchical place and route easier.	2017-03-24 22:54:48 -07:00
Yunsup Lee	5bbb75e078	rename l2FrontendBus as fsb, expose bsb	2017-03-24 22:54:48 -07:00
Henry Cook	996a31364a	rocket: remove hard-coded paddrBits (#610) ... Fall back on global variable but check that it is compatible with memory as seen from rocket's tilelink master port.	2017-03-24 22:30:18 -07:00
Wesley W. Terpstra	f36b1766f8	TLROM: use the smallest ROM implementation that works ... The contents everywhere else are still zero.	2017-03-24 20:40:28 -07:00
Wesley W. Terpstra	ac205ca10a	bootrom: move to 0x10000 for more space (DTB on multicore is big)	2017-03-24 18:18:01 -07:00
Wesley W. Terpstra	34f8ce653a	bootrom: follow SBI (a0=hartid, a1=dtb)	2017-03-24 18:18:01 -07:00
Wesley W. Terpstra	9a2f0d01a1	GenerateBootROM: use compiled DTB	2017-03-24 18:18:01 -07:00
Andrew Waterman	17b1ee3037	Default to 8 PMPs; support 0 PMPs	2017-03-24 16:39:52 -07:00
Andrew Waterman	97006ab396	Don't modulate PMP privilege on passsthrough when !usingVM	2017-03-24 16:39:52 -07:00
Andrew Waterman	3f0d2fe826	Instantiate PTW unconditionally ... This keeps the PMP datapaths intact. The PTW itself will get optimized away for the !usingVM case.	2017-03-24 16:39:52 -07:00
Andrew Waterman	30415215b8	Don't check for exceptions on ScratchpadSlavePort accesses	2017-03-24 16:39:52 -07:00
Andrew Waterman	ccd5bc9a91	Improve QoR of PMP homogeneity checker	2017-03-24 16:39:52 -07:00
Andrew Waterman	e9cadf29d2	Improve DCache MMIO QoR ... No need to store the cmd field. From the perspective of the cache, all MMIO responses that have data can be treated the same as loads.	2017-03-24 16:39:52 -07:00
Andrew Waterman	fb6498f2c3	Use Reg(Vec) instead of Seq(Reg) for DCache MMIO	2017-03-24 16:39:52 -07:00
Andrew Waterman	0538dc77ce	For D$, use source 0 through N-1 for MMIO, not 1 through N ... This makes the code a bit cleaner.	2017-03-24 16:39:52 -07:00
Andrew Waterman	3951e57789	Force each TLB entry into its own clock-gate group ... This ameliorates a PMP critical path. I can't figure out how to do this without asUInt/asTypeOf.	2017-03-24 16:39:52 -07:00
Andrew Waterman	8d7f1d777e	Fix an embarrassing typo in the PMPHeterogeneityChecker	2017-03-24 16:39:52 -07:00
Andrew Waterman	10c39cb8d6	Disable mprv in D-mode	2017-03-24 16:39:52 -07:00
Andrew Waterman	d3bda9574c	Put page homogeneity checker in PMP ... Avoids redundancy between ITLB and DTLB	2017-03-24 16:39:52 -07:00
Andrew Waterman	9e05200e51	Don't require that PMP ranges be aligned to access size ... e.g., if a range permits access to 0x0-0xb, allow 8-byte accesses 0x0-0x7.	2017-03-24 16:39:52 -07:00
Andrew Waterman	29e67279ba	add comments	2017-03-24 16:39:52 -07:00
Andrew Waterman	4c8be13a4d	Improve homogeneity circuit QoR	2017-03-24 16:39:52 -07:00
Andrew Waterman	59d6afa132	mideleg/medeleg not present without less-privileged traps	2017-03-24 16:39:52 -07:00
Andrew Waterman	38808f55d5	Share PMP mask gen between I$ and D$	2017-03-24 16:39:52 -07:00
Andrew Waterman	86d84959cf	More WIP on PMP	2017-03-24 16:39:52 -07:00
Andrew Waterman	2888779422	Flush pipeline from WB stage, not MEM ... Fixes sptbr write -> instruction translation hazard.	2017-03-24 16:39:52 -07:00
Andrew Waterman	44ca3b60ab	Retime PTW response valid bits ... It's not just to save the gate delay; it also reduces wire delay by allowing the flops to be closer to their respective TLBs.	2017-03-24 16:39:52 -07:00
Andrew Waterman	a03556220c	Default TLB size = 32 ... @davidbiancolin	2017-03-24 16:39:52 -07:00
Andrew Waterman	1875407316	Get TLB permission checks off D$ clock gating critical path	2017-03-24 16:39:52 -07:00
Andrew Waterman	a4164348b4	Expose MXR to S-mode	2017-03-24 16:39:52 -07:00
Andrew Waterman	0380aed329	PUM -> SUM	2017-03-24 16:39:52 -07:00
Andrew Waterman	2a413e4496	Remove fruitless debug()	2017-03-24 16:39:52 -07:00
Andrew Waterman	29414f3a23	Simplify interrupt-stack discipline ... f2ed45b179	2017-03-24 16:39:52 -07:00
Andrew Waterman	723352c3e2	Mitigate some more PMP critical paths	2017-03-24 16:39:52 -07:00
Andrew Waterman	7484f27ed3	Don't gate exception-cause pipeline registers separately ... They are too narrow to justify gating separately from the other pipeline registers (and one of the clock gates was on the PMP critical path).	2017-03-24 16:39:52 -07:00
Andrew Waterman	3ea822c2cf	Make blocking L1 D$ the default ... The nonblocking cache is overdesigned for most Rocket-class cores, so the blocking cache is the more appropriate default.	2017-03-24 16:39:52 -07:00
Andrew Waterman	487b8db5ef	Address some PMP critical paths	2017-03-24 16:39:52 -07:00
Andrew Waterman	03fb334c4c	Take mprv calculation off critical path	2017-03-24 16:39:52 -07:00
Andrew Waterman	f0796f0509	Pass correct access size information to PMP checker	2017-03-24 16:39:52 -07:00
Andrew Waterman	a6874c03f7	Remove DecoupledTLB	2017-03-24 16:39:52 -07:00
Andrew Waterman	78f9f6b9ef	When SFENCE.VMA has rs2 != x0, don't flush global mappings	2017-03-24 16:39:52 -07:00
Andrew Waterman	1b950128e1	PTW should always use S-mode privilege ... If an exception occurs while a page-table walk is coincidentally in progress (e.g., an illegal instruction executes during data TLB refill), then the processor might enter M-mode. However, the PTW's accesses should proceed without M privilege, to avoid bypassing PMPs. Note, the same argument doesn't apply to the nonblocking cache's replay queues, because those accesses have already been checked against the PMPs. The cache correctly ignores access exceptions reported on replays, provided no exceptions were reported on the initial access.	2017-03-24 16:39:52 -07:00
Andrew Waterman	aace526857	WIP on PMP	2017-03-24 16:39:52 -07:00
Andrew Waterman	b1b405404d	Set PRV=M when entering debug mode ... Debug mode mostly behaves like M-mode, so this approach avoids having to check the debug bit in most permission checks.	2017-03-24 16:39:52 -07:00
Andrew Waterman	cf168e419b	Support SFENCE.VMA rs1 argument ... This one's a little invasive. To flush a specific entry from the TLB, you need to reuse its CAM port. Since the TLB lookup can be on the critical path, we wish to avoid muxing in another address. This is simple on the data side, where the datapath already carries rs1 to the TLB (it's the same path as the AMO address calculation). It's trickier for the I$, where the TLB lookup address comes from the fetch stage PC. The trick is to temporarily redirect the PC to rs1, then redirect the PC again to the instruction after SFENCE.VMA.	2017-03-24 16:39:52 -07:00
Henry Cook	797c18b8db	Make some requirement failures more verbose (#608) ... * tilelink: verbose requires in xbar * diplomacy: verbose requires	2017-03-23 21:55:11 -07:00
Wesley W. Terpstra	bd08f10816	tilelink2: make sink ids optional (#607) ... * tilelink2: make sink ids optional * CacheCork: add a special-case for 1 sink id	2017-03-23 18:19:04 -07:00
Wesley W. Terpstra	19eb9b6906	l1tol2: put a flow Q on the exits (#606) ... This Xbar connects the largest components in the design; the cores and the L2 banks. We already have a full buffer on the core side. However, the valid path going to the L2 comes back as a ready path. Putting a flow Q also on the outputs of the l1tol2 cuts this path in half at no cost to IPC.	2017-03-23 16:28:32 -07:00
Henry Cook	055b8ba1f0	rocket: avoid LinkedHashMap.keys to preserve traversal order (#603)	2017-03-22 14:38:33 -07:00
Andrew Waterman	76f083b469	FIFOFixer: Not all D-channel messages are A-channel responses	2017-03-21 14:17:38 -07:00
Andrew Waterman	3609254e4a	There's no structural hazard on MMIO store responses ... So don't stall as though there were.	2017-03-21 14:17:32 -07:00
Yunsup Lee	5eae7e1da4	make DCache s1_nack less conservative for pipelined MMIO requests	2017-03-21 11:16:51 -07:00
Wesley W. Terpstra	4c00066746	rocket: describe dcache as two clients (fifo+cached)	2017-03-21 11:16:51 -07:00
Wesley W. Terpstra	81d717e82f	coreplex: guarantee FIFO for those tiles that need it	2017-03-21 11:16:51 -07:00
Wesley W. Terpstra	198afddb4b	tilelink2: add the FIFOFixer	2017-03-21 11:16:51 -07:00
Wesley W. Terpstra	c33f31dd3c	tilelink2 RAMModel: weaken fifo requirement check	2017-03-21 11:16:51 -07:00
Wesley W. Terpstra	930438adba	tilelink2 SourceShrinker: destroy FIFO behaviour	2017-03-21 11:16:51 -07:00
Wesley W. Terpstra	fd521c56a6	tilelink2: add client-side FIFO parameterization	2017-03-21 11:16:51 -07:00
Wesley W. Terpstra	4eef317e84	RegisterRouter: support devices with gaps	2017-03-20 14:49:22 -07:00
Wesley W. Terpstra	431cb41e27	tilelink2 Parameters: clarify client minLatency is B=>C, not D=>E	2017-03-20 14:49:22 -07:00
Wesley W. Terpstra	04892fea01	Monitor: support early ack	2017-03-20 14:49:19 -07:00
Wesley W. Terpstra	278f6fea24	tilelink2: define is{Request,Response} based on spec	2017-03-20 13:41:02 -07:00
Wesley W. Terpstra	778e189bba	Monitor: ProbeAckData and ReleaseData may carry an error	2017-03-20 11:44:13 -07:00
Wesley W. Terpstra	48c7aed4e1	Monitor: any probe supported by the client is legal	2017-03-20 11:34:19 -07:00
Wesley W. Terpstra	0c92283a61	rocket icache: tie off b ready	2017-03-19 17:18:50 -07:00
Wesley W. Terpstra	c9459fe4eb	tilelink2 Xbar: don't use unnecessary ports	2017-03-19 17:02:24 -07:00
Wesley W. Terpstra	7971947d6c	tilelink2 Monitor: don't inspect bits if valid is forbidden	2017-03-19 16:34:23 -07:00
Wesley W. Terpstra	a4ca424a22	AHBToTL: finally get the error signal right? (#594)	2017-03-18 22:24:20 -07:00
Wesley W. Terpstra	f6daa782d3	AHBToTL: fix the order of updates to d_pause (#592)	2017-03-17 19:34:40 -07:00
Megan Wachs	dcc9827ab4	Rename Prci.scala to Clint.scala (#591) ... The internals of this were renamed to CoreplexLocalInterrupter, so changing the top level name to match.	2017-03-17 15:36:10 -07:00
Wesley W. Terpstra	db55a1d755	Fragmenter: fix a bug when underlying device supports larger bursts (#589)	2017-03-17 11:00:49 -07:00
Wesley W. Terpstra	9b5b3279a6	AHBToTL: don't report error during idle cycles	2017-03-16 18:18:29 -07:00
Wesley W. Terpstra	5efd38bf97	apb: put both aFlow options under regression	2017-03-16 15:36:14 -07:00
Wesley W. Terpstra	882a7ff8ff	TLToAPB: use the now standard aFlow parameter name	2017-03-16 15:34:59 -07:00
Wesley W. Terpstra	e31b84af33	axi4: use common BufferParams	2017-03-16 15:32:17 -07:00
Wesley W. Terpstra	ca2c709d29	TLBuffer: move TLBufferParams to diplomacy.BufferParams	2017-03-16 15:19:36 -07:00
Wesley W. Terpstra	778c8a5c97	ToAHB: appease AHB VIP	2017-03-16 15:17:05 -07:00
Wesley W. Terpstra	963d244094	unittest: try both aFlow settings of TLToAHB	2017-03-16 15:13:57 -07:00
Wesley W. Terpstra	604a164b97	TLToAHB: rename parameter to aFlow	2017-03-16 15:10:54 -07:00
Wesley W. Terpstra	bb49575368	ahb: rewrote TLToAHB to avoid retracting requests on stall	2017-03-16 14:36:30 -07:00
Wesley W. Terpstra	c95c2ca9c8	AHB: include bridge unit tests	2017-03-14 18:34:21 -07:00
Wesley W. Terpstra	0c5fd76089	ahb: implement a ToTL bridge	2017-03-14 18:34:17 -07:00
Wesley W. Terpstra	7f71df0925	apb: better test coverage	2017-03-14 18:34:17 -07:00
Wesley W. Terpstra	5885bf29b5	axi4: improve test harness	2017-03-14 18:34:17 -07:00
Wesley W. Terpstra	d98fd942f1	tilelink2: optimize the supportsX check circuits	2017-03-14 18:34:17 -07:00
Wesley W. Terpstra	3c5c877409	tilelink2: make TLBuffer API more flexible	2017-03-14 14:06:18 -07:00
Wesley W. Terpstra	6fc3ec3d63	tileink2: add a TestRAM; a zero-delay RAM useful for testing ... TLRAM always answers after 1 cycle. We need a RAM that answers in 0.	2017-03-14 14:06:17 -07:00
Henry Cook	bb0390630c	Merge branch 'master' into priv-1.10	2017-03-13 21:40:12 -07:00
Leway Colin	1322a02637	Fixed Hasti can't handle N masters to one slave #571 (#576)	2017-03-13 20:36:53 -07:00
Andrew Waterman	d6f571cbbb	Implement mstatus.TSR	2017-03-13 14:50:06 -07:00
Andrew Waterman	1fea0460ba	Support superpage entries in TLB	2017-03-13 14:50:06 -07:00
Andrew Waterman	2d267b4940	Support corner cases in TLBPermissions ... Don't crap out if the yes-set or no-set is empty.	2017-03-13 14:50:06 -07:00
Andrew Waterman	90b5cc96cb	Gracefully handle empty ports in AddressDecoder	2017-03-13 14:50:06 -07:00
Wesley W. Terpstra	c847559853	TLB: add a helper API to determine homogeneous page permissions	2017-03-13 14:50:06 -07:00
Wesley W. Terpstra	eaf474a081	LFSR: use random intial value of the start register ... We just need to make sure it doesn't initialize randomly stuck at 0.	2017-03-13 13:17:52 -07:00
Henry Cook	1a3fec61c0	Merge branch 'master' into priv-1.10	2017-03-13 11:59:18 -07:00
Wesley W. Terpstra	d2da33e4b1	Fuzzer: use different LFSR seeds based on simulator seed	2017-03-11 02:53:43 -08:00
Wesley W. Terpstra	bb6108abd5	Tests: include more random delays	2017-03-11 02:53:43 -08:00
Wesley W. Terpstra	0c7fb87390	TLDelayer: insert noise on invalid cycles	2017-03-11 02:53:43 -08:00
Jacob Chang	1c6dde8c15	Make parameters for TLToAHB and TLToAXI4 accessable (#581)	2017-03-10 22:26:38 -08:00
Henry Cook	dbc8f4b30b	last => done	2017-03-10 15:58:38 -08:00
Andrew Waterman	380c10f7bd	Zap conflicting TLB entries, preparing for superpage support ... Superpages create the possibility that two entries in the TLB may match. This corresponds to a software bug, but we can't return complete garbage; we must return either the old translation or the new translation. This isn't compatible with the Mux1H approach. So, flush the TLB and report a miss on duplicate entries.	2017-03-10 15:58:23 -08:00
Andrew Waterman	b24c43badb	Don't double-count release traffic in perfctrs	2017-03-09 16:49:02 -08:00
Andrew Waterman	63f8ce36f6	Avoid VM exceptions in groundtest by setting Accessed bit	2017-03-09 16:48:28 -08:00
Andrew Waterman	4f8f05d635	Add performance counter facility	2017-03-09 13:58:50 -08:00
Andrew Waterman	33b6d48376	Fix haltnot reporting (previously always returned 0)	2017-03-09 13:58:40 -08:00
Andrew Waterman	24a2278fc4	Perform all illegal-instruction detection in ID stage ... This is simpler, reduces what would have become a critical path in the commit stage, and will make it easier to support the mbadinst CSR if it is implemented.	2017-03-09 11:29:51 -08:00
Andrew Waterman	7668827741	Support unrolling the integer divider	2017-03-09 11:29:51 -08:00
Andrew Waterman	74d8d672bf	Improve BTB critical path at slight accuracy cost ... Make entries fully associative on lower 14 bits only, not full address.	2017-03-09 11:29:51 -08:00
Andrew Waterman	11c8857b5d	Don't re-read I$ RAMs on stall	2017-03-09 11:29:51 -08:00
Andrew Waterman	db0a02b78e	WIP on priv-1.10	2017-03-09 11:29:51 -08:00
Wesley W. Terpstra	43dea38ee9	dcache: we need the bits within the beat so select the right word (#575) ... We now have confirmation that it fixed the problem.	2017-03-08 00:19:09 -08:00
Andrew Waterman	603b8af2eb	Don't canonicalize 32-bit FP results in the various pipelines ... It's redundant with the new scheme, so just adds HW for no reason.	2017-03-07 20:51:32 -08:00
Andrew Waterman	f505aba1ac	Use sNaN value for flw, like other single-precision ops	2017-03-07 20:51:32 -08:00
Andrew Waterman	cc389bea90	Fix in-register representation of fdiv.s/fsqrt.s result ... We were zero-extending it, which is a double-precision zero in the recoded format. So, when spilled and reloaded with fsd/fld, the original value was destroyed. Instead, set the MSBs so that it represents sNaN. When spilled, the single-precision number will be preserved as the NaN payload.	2017-03-07 20:51:32 -08:00
Henry Cook	d0ae087587	rocket: allow scratchpad address to be configurable (#570)	2017-03-06 21:35:45 -08:00
Henry Cook	229fb2251d	coreplex: hack to fix tile dedup (#569)	2017-03-06 16:36:03 -08:00
Wesley W. Terpstra	676974281a	rocket: describe dcache scratchpad as memory	2017-03-03 02:54:48 -08:00
Wesley W. Terpstra	1eeaa390c6	diplomacy: output JSON formatted version of DTS	2017-03-03 02:45:11 -08:00
Wesley W. Terpstra	0178248551	diplomacy: evaluate ResourceBindings only once	2017-03-03 02:04:17 -08:00
Wesley W. Terpstra	8e4f348dda	rocket: if no MMU, don't print it in DTS	2017-03-03 00:48:26 -08:00
Wesley W. Terpstra	7660be039c	rocketchip: add WithTimebase to set RTC frequency	2017-03-03 00:47:50 -08:00
Wesley W. Terpstra	57a329408c	PeripheryExtInterrupts: elide node if NExtTopInterrupts = 0	2017-03-03 00:28:55 -08:00
Wesley W. Terpstra	4535de2669	rocket: use diplomatic interrupts ... This makes it possible for the PLIC to work with heterogenous cores.	2017-03-02 21:19:23 -08:00
Wesley W. Terpstra	d3c5318714	build: remove the now obsolete config string	2017-03-02 21:19:23 -08:00
Wesley W. Terpstra	93ca555c20	IntXing: support configurable sync depth	2017-03-02 21:19:23 -08:00
Wesley W. Terpstra	637bc6c3a7	coreplex: pretty print discontiguous ranges properly	2017-03-02 21:19:23 -08:00
Wesley W. Terpstra	7ff9f88ad7	rocket: connect interrupt map for Plic+Clint	2017-03-02 21:19:22 -08:00
Wesley W. Terpstra	38489ad9b0	tilelink2: bring IntNode parameters up to the current standard	2017-03-02 21:19:22 -08:00
Wesley W. Terpstra	5bd9f18e5b	rocket: add dts cpu description	2017-03-02 21:19:22 -08:00
Wesley W. Terpstra	cfd367248f	rocketchip: add blind ports to DTS	2017-03-02 21:19:22 -08:00
Wesley W. Terpstra	9a5e2e038b	uncore: add DTS meta-data for devices	2017-03-02 21:19:22 -08:00
Wesley W. Terpstra	0b950b5938	coreplex: bind assigned resources	2017-03-02 21:19:19 -08:00
Wesley W. Terpstra	7f6a250dbf	tilelink2: add hooks for Resources	2017-03-02 21:19:19 -08:00
Wesley W. Terpstra	e322692d16	diplomacy: add DeviceTree renderer	2017-03-02 21:19:14 -08:00
Wesley W. Terpstra	c01a74f4a0	diplomacy: add AddressRange conversion to/from AddressSet	2017-03-02 11:14:28 -08:00
Wesley W. Terpstra	bb70b1a3c3	diplomacy: add resource tracking	2017-03-02 11:14:28 -08:00
Henry Cook	9bfcb40cb4	util: Majority on sets of bools	2017-02-27 20:18:28 -08:00
Henry Cook	6958f05a85	Merge remote-tracking branch 'origin/master' into periphery-adjustments	2017-02-27 19:40:55 -08:00
Henry Cook	62f5727bc6	periphery: peripheryBusBytes and socBusBytes	2017-02-27 19:19:41 -08:00
Andrew Waterman	dfa61bc487	Standardize Data.holdUnless and SeqMem.readAndHold ... - Make API more idiomatic (x holdUnless y, instead of holdUnless(x, y)) - Add new SeqMem API, readAndHold, which corresponds to most common use of holdUnless	2017-02-25 03:07:49 -08:00
Wesley W. Terpstra	fd972f5c67	icache: back-pressure is unnecessary (#564) ... * icache: back-pressure is unnecessary * icache: require that the response arrives after the request	2017-02-24 21:01:56 -08:00
Henry Cook	35877e6ec1	Merge branch 'master' into periphery-adjustments	2017-02-24 10:37:41 -08:00
Leway Colin	87d909e996	Fix HastiTestSRAM can't R/W byte when HSIZE is 0 (#563)	2017-02-24 10:37:26 -08:00
Henry Cook	a281ad8ad2	rocketchip: rename some periphery ports	2017-02-23 18:28:04 -08:00
Henry Cook	6c3011d513	periphery: make external interrupts a UInt rather than a Vec[Bool]	2017-02-23 18:27:44 -08:00
Wesley W. Terpstra	c01aec9259	tilelink2: support unused IntXing	2017-02-22 18:41:06 -08:00
Wesley W. Terpstra	735e4f8ed6	diplomacy: use HeterogeneousBag instead of Vec ... This makes it possible for the bundles to have different widths. Previously, we had to widen all the bundles passing through a node to the widest of all the possibilities. This would mean that if you had two source[] fields, they end up the same.	2017-02-22 17:05:22 -08:00
Henry Cook	027d6247b6	diplomacy: silence a warning (#560)	2017-02-22 11:28:04 -08:00
Wesley W. Terpstra	9153a9a733	ClockDivider: add docs to appease the reviewer ... ... even though this means a delay of 1:30 hours :(	2017-02-17 19:35:08 +01:00
Wesley W. Terpstra	3931b0faff	coreplex: assume L1 runs no slower than L2	2017-02-17 15:15:41 +01:00
Wesley W. Terpstra	5045696f92	TLRational: test all corners ... In order to ensure that verilator is happy, we launch both clocks from a clock divider. Sadly, it does not follow the spec wrt. derived clocks. See the verilator manual section on "Generated Clocks".	2017-02-17 14:44:31 +01:00
Wesley W. Terpstra	91d1880dbf	ClockDivider2: fix launch alignment of clocks (vcs) ... Doing this in Chisel leads to non-determinism due to shitty Verilog ordering semantis. Using an '=' ensures that all of the clock posedges fire before concurrent register updates. See "Gotcha 29: Sequential logic that requires blocking assignments" in "Verilog and SystemVerilog Gotchas" by Stuart Sutherland, Don Mills.	2017-02-17 14:26:23 +01:00
Wesley W. Terpstra	924afebbd9	tilelink2: make TLRational have configurable direction	2017-02-17 13:59:54 +01:00
Wesley W. Terpstra	bb334a2cf5	util: add fast2slow direction option to rational crossings ... If you manually specify which side of the crossing is slow, you can move the registers fully to that clock domain.	2017-02-17 13:59:51 +01:00
Wesley W. Terpstra	e51609aec0	build: support waveform debug using opensource tools ... VCS is not free. Neither is the vcd format. Fortunately, verilator and gtkwave ARE free ... and faster too. This patch adds targets: run-regression-tests-fst run-asm-tests-fst ... which create opensource-compatible fst waveforms for gtkwave.	2017-02-17 03:38:17 +01:00
Wesley W. Terpstra	abe344a1a4	tilelink2 Fuzzer: support read-only mode (#555)	2017-02-13 00:18:47 +01:00
Jacob Chang	5fc44bbcda	Add externalIn and externalOut property to Nodes that indicates whether the edges are external or not. (#554)	2017-02-10 10:19:22 -08:00
Henry Cook	e8c8d2af71	Heterogeneous Tiles (#550) ... Fundamental new features: * Added tile package: This package is intended to hold components re-usable across different types of tile. Will be the future location of TL2-RoCC accelerators and new diplomatic versions of intra-tile interfaces. * Adopted [ModuleName]Params convention: Code base was very inconsistent about what to name case classes that provide parameters to modules. Settled on calling them [ModuleName]Params to distinguish them from config.Parameters and config.Config. So far applied mostly only to case classes defined within rocket and tile. * Defined RocketTileParams: A nested case class containing case classes for all the components of a tile (L1 caches and core). Allows all such parameters to vary per-tile. * Defined RocketCoreParams: All the parameters that can be varied per-core. * Defined L1CacheParams: A trait defining the parameters common to L1 caches, made concrete in different derived case classes. * Defined RocketTilesKey: A sequence of RocketTileParams, one for every tile to be created. * Provided HeterogeneousDualCoreConfig: An example of making a heterogeneous chip with two cores, one big and one little. * Changes to legacy code: ReplacementPolicy moved to package util. L1Metadata moved to package tile. Legacy L2 cache agent removed because it can no longer share the metadata array implementation with the L1. Legacy GroundTests on life support. Additional changes that got rolled in along the way: * rocket: Fix critical path through BTB for I$ index bits > pgIdxBits * coreplex: tiles connected via :=* * groundtest: updated to use TileParams * tilelink: cache cork requirements are relaxed to allow more cacheless masters	2017-02-09 13:59:09 -08:00
Jim Lawson	307e0ca9c0	Fix up Absolute value. ... As of ucb-bar/chisel#491 and 32885ac, abs now returns the same type as its argument. Add a cast to UInt.	2017-02-08 15:00:43 -08:00
Wesley W. Terpstra	69f4c1a144	AddressDecoder: support AddressSets with infinite bits (#547)	2017-02-04 15:59:50 -08:00
Wesley W. Terpstra	d1744a5667	coreplex: zero memory channels is also allowed	2017-02-03 19:00:08 -08:00
Wesley W. Terpstra	a3e56cfa5e	rocketchip: add Zero device to the memory subsystem	2017-02-03 17:19:24 -08:00
Wesley W. Terpstra	b240505a15	rocketchip: move memory channel Xbar from coreplex to rocketchip ... We want to keep the banks split in the outer SoC if there is an L3. Furthermore, each channel might go to different memory subsystems, like DDR/HMC/Zero, from rocketchip.	2017-02-03 17:19:21 -08:00
Wesley W. Terpstra	fc9ea62d38	HeterogeneousBag: a handy container for differently parameterized bundles	2017-02-03 16:21:33 -08:00
Wesley W. Terpstra	7afe383db3	Ecc: detect uncorrectable errors also for SEC	2017-02-03 16:21:09 -08:00
Wesley W. Terpstra	7aba066e67	tilelink2: add TLZero; /dev/zero suitable for putting behind locked cache ways	2017-02-03 16:20:27 -08:00
Wesley W. Terpstra	93b2fa197e	Artefact output (#545) ... * build: stop using empty .prm file * generator: general-purpose mechanism for creating elaboration artefacts	2017-02-02 19:24:55 -08:00
Jacob Chang	83a83c778a	Added range function in IdRange ... Added source accessor function in TLEdge	2017-02-02 12:35:57 -08:00
Andrew Waterman	8225676a86	For FMIN(sNaN, x) and FMIN(qNaN, qNaN), return canonical NaN ... See https://github.com/riscv/riscv-isa-sim/issues/76	2017-02-02 11:55:08 -08:00
Andrew Waterman	75edf42323	Set xPIE=1 on xRET ... We were setting xPIE=0 instead. This is a benign bug, but still a bug.	2017-02-02 11:55:08 -08:00
Wesley W. Terpstra	9ca8f514c0	rocket: creating Bundles in an object also break dedup!	2017-01-31 14:45:11 -08:00
Wesley W. Terpstra	e5af59db68	rocketchip: work-around ucb-bar/chisel3#472	2017-01-31 14:20:02 -08:00
Wesley W. Terpstra	dc66c8857f	diplomacy: be more robust using Java introspection ... If an error occures, some objects might only be partially initialized. We want to still be able to get nice names for error messages.	2017-01-30 14:25:12 -08:00
Wesley W. Terpstra	280af9684b	BankedL2Config: use the same LazyModule for all L2 banks ... This makes it much easier for banked coherence managers to support cross-bank functionality, like a common control port, for example.	2017-01-30 14:02:59 -08:00
Wesley W. Terpstra	f7f52cc722	diplomacy: restore Monitor functionality	2017-01-29 17:25:14 -08:00
Wesley W. Terpstra	972953868c	uncore: switch to new diplomacy Node API ... Most adapters should work on multiple ports. This patch changes them all.	2017-01-29 15:54:45 -08:00
Wesley W. Terpstra	4d646939b0	diplomacy: make flexible-port adapters possible	2017-01-29 14:26:02 -08:00
Wesley W. Terpstra	24ee7f45f5	rocketchip: pass variable l1tol2 connections into coreplex	2017-01-29 11:18:36 -08:00
Wesley W. Terpstra	d5fa159063	diplomacy: add :*= and :=* to support flexible # of edges	2017-01-28 21:32:36 -08:00
Wesley W. Terpstra	03f2fe02ac	coreplex: support rational crossing to L2 (#534)	2017-01-27 17:09:43 -08:00
Wesley W. Terpstra	830d01329d	RationalCrossing: add some documentation	2017-01-26 21:27:34 -08:00
Wesley W. Terpstra	fc3b72084f	tilelink2: add a rational clock crossing adapter	2017-01-26 20:07:28 -08:00
Wesley W. Terpstra	4b70386393	AsyncCrossing: disambiguate the file name	2017-01-26 20:07:28 -08:00
Wesley W. Terpstra	5cf4b0632d	RationalCrossing: clock crossing between related clock domains	2017-01-26 20:07:28 -08:00
Henry Cook	0fe2899c74	[tracegen] remove TL1 noisemaker, use io.finish and catch simulation exit (#528)	2017-01-25 12:10:49 -08:00
Wesley W. Terpstra	6ff35a387a	tilelink2: disable A=>D bypass in ToAXI4 whenever possible	2017-01-24 18:11:00 -08:00
Wesley W. Terpstra	64e1de751d	axi4: add a minLatency parameter	2017-01-24 18:11:00 -08:00
Wesley W. Terpstra	46cdfc2b45	diplomacy: find names of LazyModules also in Seq() member values (#527)	2017-01-24 18:10:37 -08:00
Wesley W. Terpstra	3fc55298ef	coreplex: provide coherence managers with geometry information	2017-01-23 15:50:39 -08:00
Wesley W. Terpstra	d4b3a0f0be	diplomacy: support given bits in AddressDecoder	2017-01-23 15:50:39 -08:00
Wesley W. Terpstra	c0b6d31377	tilelink2: Delayer adapter useful for unit tests	2017-01-23 15:50:39 -08:00
Wesley W. Terpstra	38c9ddffcc	BankedL2: move TLFilter BEFORE coherence manager ... This lets smart caches exclude the sets that are filtered.	2017-01-21 13:23:07 -08:00
Wesley W. Terpstra	dcadd5a006	coreplex: move TLBuffers for L2 and socBus	2017-01-20 22:23:36 -08:00
Wesley W. Terpstra	9dc7f180b6	diplomacy: support zero-port Nodes	2017-01-19 19:08:01 -08:00
Wesley W. Terpstra	5d70265e86	rocket: L1 only needs cache-line transfer sizes	2017-01-19 19:07:14 -08:00
Wesley W. Terpstra	3a5e5a65f8	coreplex: support multiple memory channels via diplomatic trickery	2017-01-19 19:07:14 -08:00
Wesley W. Terpstra	e7b35b4bb6	diplomacy: support multiple ports behind a BlindNode	2017-01-19 19:07:14 -08:00
Wesley W. Terpstra	258abc5629	coreplex: re-enable stateless L2 config	2017-01-19 19:07:14 -08:00
Wesley W. Terpstra	4bdb2e5d68	tilelink2 Monitor: ReleaseAck source does not count	2017-01-19 19:07:14 -08:00
Wesley W. Terpstra	fbf1073586	tilelink2: CacheCork - terminate caching	2017-01-19 19:07:14 -08:00
Wesley W. Terpstra	bf7823f1c8	tilelink2: split suportsAcquire into T and B variants	2017-01-19 19:07:13 -08:00
Henry Cook	c1b7c84f09	[rocket] bugfix: RoccExampleConfig looks up PAddrBits too early	2017-01-19 17:48:04 -08:00
Henry Cook	e0411c6cde	[coreplex] bugfix: re-enable multicore configs via WithNCores	2017-01-19 17:48:04 -08:00
Henry Cook	307f938b88	[rocket] bugfix: fixes #517	2017-01-19 17:48:04 -08:00
Megan Wachs	e22b01a6fa	jtag_dtm: Update regression to run and pass.	2017-01-18 12:08:13 -08:00
Henry Cook	9a6634cd40	Add TLBuffers on the L1 backends and blind exit points (#513) ... * [coreplex] add TLBuffers on the exit points from the Tile and Coreplex * [config] WithBootROMFile	2017-01-17 11:57:23 -08:00
Henry Cook	74b6a8d02b	Refactor Tile to use cake pattern (#502) ... * [rocket] Refactor Tile into cake pattern with traits * [rocket] cacheDataBits &etc in HasCoreParameters * [rocket] pass TLEdgeOut implicitly rather than relying on val edge in HasCoreParameters * [rocket] frontend and icache now diplomatic * [rocket] file name capitalization * [rocket] re-add hook for inserting externally-defined Cores * [rocket] add FPUCoreIO * [groundtest] move TL1 Config instances to where they are used * [unittest] remove legacy unit tests * [groundtest] remove legacy device tests	2017-01-16 18:24:08 -08:00
Wesley W. Terpstra	52bb6cd9d9	Configs: use a uniform syntax without Match exceptions (#507) ... * Configs: use a uniform syntax without Match exceptions The old style of specifying Configs used total functions. The only way to indicate that a key was not matched was to throw an exception. Not only was this a performance concern, but it also caused confusing error messages whenever you had a match failure from a lookup within a lookup. The exception could get handled by an outer-lookup that then reported the wrong key as missing.	2017-01-13 14:41:19 -08:00
Jacob Chang	59eb7c24ee	Add iterator function to LazyModule to iterate over all nodes	2017-01-12 15:21:10 -08:00
Andrew Waterman	71c4b000b3	Don't special-case power-of-2 replacement policy for BTB ... PLRU wasn't implemented correctly for the BTB, since it wasn't increasing the priority on replacement, only on usage. Regardless, this should be a second-order effect, so using FIFO always is fine.	2017-01-11 13:21:55 -08:00
Jacob Chang	c531093898	Fix bug introduced with Fuzzer when nOperations is power of 2 (#492)	2016-12-15 19:10:53 -08:00
Wesley W. Terpstra	a9b264e582	ahb: lower hsel when idle to save power	2016-12-15 15:32:30 -08:00
Wesley W. Terpstra	16febe7e94	apb: add a TileLink to APB bridge and unittest it	2016-12-15 15:32:27 -08:00
Wesley W. Terpstra	ed091f55e6	apb: diplomatic APB framework	2016-12-15 13:48:50 -08:00
Wesley W. Terpstra	a5b8fc2317	RegisterRouterTest: start up with 0 in registers to make VIP testing easier	2016-12-14 15:38:08 -08:00
Wesley W. Terpstra	9d50704b64	ahb: don't violate spec with SRAM fuzzing	2016-12-14 15:18:41 -08:00
Jacob Chang	2dd9e522a0	Merge branch 'master' into jchang_test	2016-12-12 20:02:53 -08:00
Henry Cook	540502f96d	Convert frontend and icache to diplomacy/tl2 (#486) ... * [rocket] file capitalization * [rocket] cacheDataBits &etc in HasCoreParameters * [rocket] pass TLEdgeOut implicitly rather than relying on val edge in HasCoreParameters * [rocket] frontend and icache now diplomatic	2016-12-12 17:38:55 -08:00
Jacob Chang	531f3684ed	Removing module list for merging. (will need to create iterator in future)	2016-12-12 16:25:31 -08:00
Jacob Chang	aae9b23036	Update with paratermized LazyModule	2016-12-12 16:16:56 -08:00
Jacob Chang	762afcd54a	Merge remote-tracking branch 'origin/master' into jchang_test	2016-12-09 16:56:49 -08:00
Jacob Chang	4c3083c181	Remove unnecessary val	2016-12-09 16:44:30 -08:00
Wesley W. Terpstra	09afbbafdb	ahb: weaken RegisterRouter assertion ... As written I think it could potentially fail, but what I actually care about is something weaker that should be true. Assert: nothing lost.	2016-12-08 18:00:39 -08:00
Wesley W. Terpstra	588b944ed4	ahb: implement and test address decoding	2016-12-08 18:00:39 -08:00
Wesley W. Terpstra	5d1064fcb1	ahb: include a unit test	2016-12-08 18:00:39 -08:00
Wesley W. Terpstra	51dfb9cb06	ahb: TileLink master	2016-12-08 18:00:39 -08:00
Wesley W. Terpstra	01b0f6a52b	ahb: new diplomacy-based AHB bus definition	2016-12-08 18:00:39 -08:00
Jacob Chang	54cc071a64	Fix Fragmenter to ensure logical operations must be sent out atomically. ... Edited Fuzzer so that it can generate infinite operations when nOperations is net to 0	2016-12-07 16:22:05 -08:00
Wesley W. Terpstra	c2eedbfe23	tilelink2 Monitor: use Parameters instead of global variables	2016-12-07 12:24:03 -08:00
Wesley W. Terpstra	020fbe8be9	diplomacy: make config.Parameters available in bundle connect() ... This makes it posisble to use Parameters to control Monitors. However, we need to make all LazyModules carry Parameters.	2016-12-07 12:24:01 -08:00
Andrew Waterman	915697cb09	Fix FEQ flag generation (#479) ... FEQ is not a signaling comparison (i.e., qNaN is not an invalid input). Also, minor code cleanup.	2016-12-06 11:54:29 -08:00
Wesley W. Terpstra	fbfa15efea	TLBroadcast: support non-FIFO devices (#482)	2016-12-05 22:10:37 -08:00
Wesley W. Terpstra	3c9718ec8f	clint: undefined registers must be zero (#480) ... This is needed so that SMP-safe boot loaders can safely read/write to the IPI register of non-existent harts.	2016-12-05 17:11:53 -08:00
Henry Cook	f3d0692619	Make a directory for the config package (#464) ... * [config] make dir structure mirror packages * [config] expunge max_int	2016-12-05 10:42:16 -08:00
Henry Cook	d0a0c887dc	[tracegen] decrease default address bag size (#462) ... while increasing the default number of requests.	2016-12-04 22:46:55 -08:00
Schuyler Eldridge	36fe024671	CacheName no longer needed in RoCCInterface ... With dcacheParams passed to a RoCC, the CacheName no longer needs to be specified.	2016-12-04 19:01:39 -08:00
Schuyler Eldridge	624db2034b	Make instantiated RoCC use dcacheParams	2016-12-04 19:01:39 -08:00
Jacob Chang	cff2612cdb	minor Changes needed to support formal tests	2016-12-01 15:02:23 -08:00
Wesley W. Terpstra	b7963eca4e	copyright: ran scripts/modify-copyright	2016-11-27 22:15:43 -08:00
Wesley W. Terpstra	e2ec1d00ad	copyright: normalize /// to // in comments	2016-11-27 22:15:43 -08:00
Wesley W. Terpstra	a0e10aec05	uncore: removed obsolete Builder file	2016-11-27 22:15:43 -08:00
Wesley W. Terpstra	4146f6a792	TLB: do not access illegal addresses (#460)	2016-11-26 15:11:42 -08:00
Wesley W. Terpstra	a17753983a	coreplex: allow legacy devices to override the config string (#458)	2016-11-25 19:38:24 -08:00
Wesley W. Terpstra	233280e7d2	AsyncBundle: save a wasted bit when depth=1	2016-11-25 18:11:01 -08:00
Wesley W. Terpstra	d755edffcc	DebugTransport: use ToAsyncDebugBus for correct depth	2016-11-25 18:10:28 -08:00
Wesley W. Terpstra	2b80386a9e	rocketchip: TileInterrupts needs a TLCacheEdge (#456)	2016-11-25 17:02:29 -08:00
Wesley W. Terpstra	1e0aca7358	dcache: the high bit of s2_req.typ is the SIGN bit (not size) (#455)	2016-11-25 15:26:22 -08:00
Wesley W. Terpstra	0baa1c9a45	coreplex: CacheBlockOffsetBits was wrong! ... This bug is ancient. I don't understand how it never mattered before. Anyway, in processors with a custom CacheBlockBytes, this value is wrong! The symptom is that TL1 components end up missing high address bits. This causes, for example, a system to jump to 0 instead of RAM. I don't understand how this very serious bug did not cause problems before.	2016-11-24 18:32:44 -08:00
Wesley W. Terpstra	a670f63c81	periphery: a handy trait to turn-off ExtMem	2016-11-23 20:44:45 -08:00
Wesley W. Terpstra	30e890b480	diplomacy: include InternalNodes for AXI4 and TL	2016-11-23 20:44:45 -08:00
Wesley W. Terpstra	9f1c668c4f	config: when modifying Parameters, subordinate lookups use top	2016-11-23 20:44:45 -08:00
Wesley W. Terpstra	566cc9e60b	rocketchip: RTCPeriod config	2016-11-23 20:44:45 -08:00
Wesley W. Terpstra	e87f54d4f7	rocketchip: traits for adding external TL2 ports	2016-11-23 20:44:42 -08:00
Wesley W. Terpstra	4b9dc78951	rocketchip: add a parameter-controlled debug port	2016-11-23 15:35:53 -08:00
Henry Cook	38c5af5bad	[rocket] cleanup mshr logic	2016-11-23 12:09:56 -08:00
Henry Cook	dae6772624	factor out common cache subcomponents into uncore.util	2016-11-23 12:09:35 -08:00
Henry Cook	c65c255815	[coreplex] TileId moved to groundtest	2016-11-23 12:08:45 -08:00
Wesley W. Terpstra	1d3cad3671	tilelink2 SourceShrinker: handle degenerate cases for free	2016-11-22 22:17:30 -08:00
Wesley W. Terpstra	1e7d597fd3	rocketchip: don't waste too many sources on the AXI master port	2016-11-22 21:48:41 -08:00
Wesley W. Terpstra	c0b27999ea	tilelink2 SourceShrinker: a concurrency reducing adapter	2016-11-22 21:43:38 -08:00
Wesley W. Terpstra	0097274ea3	Broadcast: single-cycle response is possible	2016-11-22 20:45:40 -08:00
Wesley W. Terpstra	437be0f36a	PositionalMultiQueue: use a UInt instead of Reg(Vec(Bool)) ... This results in much less Verilog to simulate	2016-11-22 20:39:38 -08:00
Wesley W. Terpstra	f9de7173cc	PositionalMultiQueue: use 1-write n-read Mem instead of Reg(Vec(...))	2016-11-22 18:46:11 -08:00
Wesley W. Terpstra	d9a203b0f0	PositionalMultiQueue: convert 'next' to a single write port	2016-11-22 18:38:55 -08:00
Wesley W. Terpstra	13190a5de0	rocketchip: re-add AXI4 interface	2016-11-22 17:27:58 -08:00
Wesley W. Terpstra	c230580157	coreplex: rename RocketPlex => RocketTiles	2016-11-22 17:27:58 -08:00
Wesley W. Terpstra	bbabcf67ff	coreplex: width adapter should happen as part of coherence manager ... In the future we will want the L2 to be wider on the backside so that we can take advantage of fat DDR controllers (256bits/beat).	2016-11-22 17:27:58 -08:00
Wesley W. Terpstra	a140b07009	rocketchip: cut coreplex from rocketchip	2016-11-22 17:27:58 -08:00
Wesley W. Terpstra	c80ee06472	rocketchip: configString is a lazy property of outer	2016-11-22 17:27:58 -08:00
Andrew Waterman	5f3fb64ef0	Per ABI, only x1 and x5 should be treated as function returns ... We were doing so for x3 and x7, as well, which could reduce performance for compilers that happen to perform indirect jumps via t2 (x7).	2016-11-22 12:01:05 -08:00
Wesley W. Terpstra	3d644b943c	coreplex: configString is a property of the RISCVPlatform	2016-11-21 21:13:26 -08:00
Wesley W. Terpstra	e8be365b5d	rocketchip: remove GlobalAddrMap completely	2016-11-21 21:13:26 -08:00
Wesley W. Terpstra	5fe107bb07	rocket: pass scratchpad address to block dcache	2016-11-21 21:13:26 -08:00
Wesley W. Terpstra	c18bc07bbc	TLB: determine RWX from TL2 properties directly	2016-11-21 21:13:26 -08:00
Henry Cook	28c6be90ab	[rocket] require refillcycesperbeat == 1 and remove flowthroughserializer	2016-11-20 19:36:51 -08:00
Henry Cook	ff9b5bf8fc	[rocket] nbdcache release bugfix	2016-11-20 19:07:06 -08:00
Henry Cook	3f47d5b5eb	[rocket] re-enable working NBDcache (passes Tracegen)	2016-11-19 19:19:16 -08:00
Henry Cook	c31b41a7ac	[tl2] add grant finisher comment	2016-11-19 19:16:43 -08:00
Colin Schmidt	9dd12545d0	[Rocket] Send correct type for iomshr reqs ... Also contain grow param bugfix	2016-11-19 19:04:06 -08:00
Wesley W. Terpstra	32a1c27441	rocket: disable nbdcache until it's fully ported	2016-11-18 19:55:24 -08:00
Wesley W. Terpstra	452bb2fc80	dcache fix TinyConfig	2016-11-18 19:50:34 -08:00
Wesley W. Terpstra	d1328a6b6f	rocketchip: remove most uses of GlobalAddrMap	2016-11-18 19:38:02 -08:00
Henry Cook	2976fd84e4	[rocket] resolve cde/config conflicts	2016-11-18 19:11:34 -08:00
Henry Cook	8b908465e0	[tl2] convert NBDcache to TL2 (WIP; compiles but untested)	2016-11-18 19:04:06 -08:00
Henry Cook	5f1cc19d71	[tl2] fix comment explaining permissions	2016-11-18 19:02:17 -08:00
Henry Cook	10112da4e7	[tl2] won't need putthrough opcode	2016-11-18 19:02:17 -08:00
Wesley W. Terpstra	001d9821bd	Merge remote-tracking branch 'origin/master' into tl2-tile	2016-11-18 18:19:41 -08:00
Wesley W. Terpstra	5b594ced29	Plic: support 0 interrupts gracefully	2016-11-18 18:07:44 -08:00
Wesley W. Terpstra	13ec3853ed	junctions: get unit tests running again	2016-11-18 17:38:46 -08:00
Wesley W. Terpstra	10dd6070ad	groundtest: gracefully handle zero uncached ports	2016-11-18 17:26:28 -08:00
Wesley W. Terpstra	03bca77b33	tilelink2 Metadata: cannot assert data good when !valid	2016-11-18 17:16:12 -08:00
Wesley W. Terpstra	be8121eeaf	coreplex: fix clock crossing	2016-11-18 17:15:57 -08:00
Wesley W. Terpstra	0082d713af	coreplex: disable Stateless config until we implement adapter	2016-11-18 16:23:16 -08:00
Wesley W. Terpstra	8059d33217	groundtest: simplify FancyMemtestConfig for now	2016-11-18 16:18:33 -08:00
Wesley W. Terpstra	04b9a68ea6	MergedPutRegression: wait for all Puts if tlMaxClientXacts != 3	2016-11-18 16:18:33 -08:00
Wesley W. Terpstra	cd19bf65b8	regression: fix bad regression that deadlocks SoC with illegal D stall	2016-11-18 16:18:33 -08:00
Wesley W. Terpstra	5f7fa3dae5	regression: remove illegal test which reuses the same ID	2016-11-18 16:18:33 -08:00
Wesley W. Terpstra	a6188efc41	rocketchip: break infinite Config loops	2016-11-18 16:18:33 -08:00
Wesley W. Terpstra	37a3c22639	rocketchip: move from using cde to config	2016-11-18 16:18:33 -08:00
Wesley W. Terpstra	40daea2e15	util: Config scheme supporting up with ++	2016-11-18 16:18:30 -08:00
Wesley W. Terpstra	e5febcfa33	rocketchip: there are no more useful parameters to dump	2016-11-18 14:31:42 -08:00
Wesley W. Terpstra	30425d1665	rocketchip: eliminate all Knobs	2016-11-18 14:31:42 -08:00
Wesley W. Terpstra	119ccae9af	rocketchip: don't use explicit cde namespace	2016-11-18 14:31:42 -08:00
Richard Xia	bab504cc3f	Add various granular and composable configs.	2016-11-18 11:30:07 -08:00
Henry Cook	5bd343bac8	[rocket] d_last && d.fire() => d_done	2016-11-17 18:42:59 -08:00
Henry Cook	1ddccb1b33	[rocket] add TODO for single cycle ack	2016-11-17 18:42:59 -08:00
Henry Cook	94086f2270	[tl2] broadcast hub probe port width bugfix	2016-11-17 18:42:59 -08:00
Henry Cook	960c2723ab	[tl2] MemoryOpCategories: use def to supply Cat'd consts	2016-11-17 18:42:59 -08:00
Wesley W. Terpstra	179c93db42	tilelink2 broadcast: make it controlled via Config	2016-11-17 17:26:49 -08:00
Wesley W. Terpstra	f4ca5ea1f3	rocketchip: match simulated memory width to ExtMem.beatBytes	2016-11-17 15:40:47 -08:00
Wesley W. Terpstra	12d0d8bea2	rocketchip: remove obsolete bus configuration	2016-11-17 14:30:15 -08:00
Wesley W. Terpstra	c82b371354	rocketchip: remove obsolete TL1 config	2016-11-17 14:24:45 -08:00
Wesley W. Terpstra	dfc3a0dafb	tilelink2: do not depend on obsolete TL1 configuration	2016-11-17 14:07:53 -08:00
Wesley W. Terpstra	8a0ecdaaad	groundtest: ComparatorConfig lives again	2016-11-17 11:07:49 -08:00
Henry Cook	92e233d596	[groundtest] testramaddr constant in package	2016-11-16 18:42:56 -08:00
Henry Cook	e1992d7c55	[rocket] grant addr bugfix	2016-11-16 18:12:06 -08:00
Henry Cook	84f249bd03	[rocketchip] BigInt cast	2016-11-16 18:11:06 -08:00
Henry Cook	da7ecfd189	[rocket] probeack vs probeackdata bugfix	2016-11-16 17:27:02 -08:00
Henry Cook	75d4347192	[groundtest] runs tests with new coreplex and top	2016-11-16 17:05:53 -08:00
Henry Cook	24e3216fcf	coreplex: allow zero interrupt sink/sources	2016-11-16 16:50:36 -08:00
Henry Cook	479bc82f03	tilelink2 Broadcast: improve bufferless throughput	2016-11-16 16:50:36 -08:00
Henry Cook	408e78e35e	rocketchip Periphery: ExtMem and ExtBus Configs	2016-11-16 16:50:30 -08:00
Henry Cook	1f51564577	[rocket] dcache probe ack data bugfix	2016-11-16 14:25:21 -08:00
Henry Cook	66a2c5544e	[rocket] L1D acquire addr bugfix	2016-11-16 13:38:52 -08:00
Henry Cook	c5e03c9c76	[rocket] dcache release addr bugfix	2016-11-16 13:14:51 -08:00
Wesley W. Terpstra	06a7b95d0d	tilelink2 broadcast: support bufferless Config	2016-11-16 12:25:11 -08:00
Wesley W. Terpstra	3703ed39f7	groundtest: PTW needs atomics	2016-11-16 12:16:54 -08:00
Wesley W. Terpstra	5d2e637a4a	tilelink2 Legacy: uncached TL never needs manager_xact_id	2016-11-16 12:16:25 -08:00
Wesley W. Terpstra	10e459fedb	rocket: change connection between rocketchip and coreplex ... * rtc and dtm are now crossed half-and-half on the two sides * groundtest no longer uses riscv platform traits	2016-11-15 18:27:52 -08:00
Henry Cook	2d68f12115	[tl2] give groundtest tile some output nodes	2016-11-14 18:09:40 -08:00
Wesley W. Terpstra	ab3dafb8bc	Monitor: restore Probe&Acquire checks	2016-11-14 15:36:52 -08:00
Wesley W. Terpstra	385b5d5698	axi4: default should be GET_EFFECTS	2016-11-14 15:19:39 -08:00
Henry Cook	0e30364f56	WIP	2016-11-14 13:39:01 -08:00
Henry Cook	c0efd247b0	[tl2] expand firstlast api and L1WB bugfix	2016-11-14 12:12:31 -08:00
Henry Cook	b7730d66f2	WIP bugfixes: run until corrupted WB data (beats repeated)	2016-11-11 18:34:48 -08:00
Henry Cook	71315d5cf5	WIP scala compile and firrtl elaborate; monitor error	2016-11-11 13:07:45 -08:00
Henry Cook	afa1a6d549	WIP uncore and rocket changes compile	2016-11-10 15:57:29 -08:00
Wesley W. Terpstra	32fd11935c	rocketchip: use TL2 and AXI4 for memory subsytem	2016-11-04 13:36:47 -07:00
Wesley W. Terpstra	9d77e34bee	tilelink2 Filter: make transfer cap robust against large filters	2016-11-04 13:35:36 -07:00
Wesley W. Terpstra	4a2cf6431b	coreplex: make 'mem' port an Option until we can use a Seq	2016-11-04 13:35:36 -07:00
Wesley W. Terpstra	8f757a9135	coreplex: rename BankedL2 trait to BankedL2CoherenceManagers	2016-11-04 13:35:36 -07:00
Wesley W. Terpstra	b8df59f43b	tilelink2 Broadcast: support "bufferless" implementation	2016-11-04 13:35:36 -07:00
Wesley W. Terpstra	14800f8fb4	tilelink2 Broadcast: only support caching readable devices	2016-11-04 13:35:36 -07:00
Wesley W. Terpstra	d03046d11c	coreplex: fix BankedL2 line width	2016-11-04 13:35:36 -07:00
Wesley W. Terpstra	da3cc3b299	coreplex: TileLink2 l1tol2 memory channels	2016-11-03 22:18:28 -07:00
Wesley W. Terpstra	0f3947bb86	tilelink2 Broadcast: add special case handling for 0 cached clients	2016-11-03 22:18:28 -07:00
Wesley W. Terpstra	ba3c83287f	tilelink2 Xbar: merge the AddressSets of fractured managers	2016-11-03 22:18:28 -07:00
Wesley W. Terpstra	55326c29bb	tilelink2: Filter adapter removes some of the address space	2016-11-03 22:18:23 -07:00
Wesley W. Terpstra	86ba94781b	tilelink2: broadcast coherence manager	2016-11-03 14:37:19 -07:00
Wesley W. Terpstra	d067e87a7d	tilelink2 Parameters: sinkId is per port, not per manager	2016-11-03 14:37:17 -07:00
Wesley W. Terpstra	ed4224dde4	tilelink2 AtomicAutomata: fix AccessAck on same cycle as PutFull ... If we send out the PutFull portion of an AMO, the slave is allowed to respond with AccessAck on the same cycle. In this case, we are still in the AMO state, but must still match the D response.	2016-10-31 15:17:10 -07:00
Wesley W. Terpstra	f83d1d0aaf	coreplex: rename trait CoreplexRISCVPlatform ... This makes it clear we are talking about the devices one expects in the platform, not the ISA.	2016-10-31 11:42:47 -07:00
Wesley W. Terpstra	f943c5d6ef	rocketchip: connect rtcTick to coreplex	2016-10-31 11:42:47 -07:00
Wesley W. Terpstra	4a0b29850c	coreplex: reattach clint interrupt	2016-10-31 11:42:47 -07:00
Wesley W. Terpstra	a12fea51e8	Plic: skip reserved interrupt in interrupt map printout	2016-10-31 11:42:47 -07:00
Wesley W. Terpstra	aabd17d935	rocketchip: must create bundles within Module scope ... 1. Bundles be created after base class Module constructor runs 2. Bundles must be created before Module(...) runs Solution: pass a bundle constructor to the cake base class Require the constructor to take a parameter so people don't use it by accident; they should get a type error. Consistently name all the cake arguments with an _io, _coreplex, _outer, so that they don't shadow the base class variables you should be using.	2016-10-31 11:42:47 -07:00
Wesley W. Terpstra	d52615c39e	coreplex: one IntNode per tile	2016-10-31 11:42:47 -07:00
Wesley W. Terpstra	e97844f71e	coreplex: make it possible to override the ConfigString	2016-10-31 11:42:47 -07:00
Wesley W. Terpstra	4de1822470	rocketchip: avoid using the nearly defunct GlobalAddrMap	2016-10-31 11:42:47 -07:00
Wesley W. Terpstra	688e1bffdf	rocketchip: pull rtcTick out of the coreplex	2016-10-31 11:42:47 -07:00
Wesley W. Terpstra	5bca13ebdb	rocketchip: use self-type constraints	2016-10-31 11:42:47 -07:00
Wesley W. Terpstra	d51b0b5c02	rocketchip: use self-type	2016-10-31 11:42:47 -07:00
Wesley W. Terpstra	841a31479a	coreplex: fix TinyConfig	2016-10-31 11:42:47 -07:00
Wesley W. Terpstra	ba529c3716	rocketchip: use TileLink2 interrupts	2016-10-31 11:42:47 -07:00
Wesley W. Terpstra	6505431eac	coreplex: use self-type constraints	2016-10-31 11:42:47 -07:00
Wesley W. Terpstra	ac886026e6	rocketchip: reduce number of type parameters	2016-10-31 11:42:47 -07:00
Wesley W. Terpstra	043ed48c8c	tilelink2 HintHandler: delay answers to help TL1 legacy clients	2016-10-31 11:42:47 -07:00
Wesley W. Terpstra	72a7948ad2	rocketchip Periphery: move atomics before WidthWidget => 64-bit AMOs	2016-10-31 11:42:47 -07:00
Wesley W. Terpstra	015c3b862a	diplomacy: print out bus widths on edges in agent graph	2016-10-31 11:42:47 -07:00
Wesley W. Terpstra	92ee498521	rocket scratchpad: support atomics	2016-10-31 11:42:47 -07:00
Wesley W. Terpstra	0cc00e7616	regressions: test scratchpad	2016-10-31 11:42:47 -07:00
Wesley W. Terpstra	d2e9fa8ec6	Plic: remove path from ready to bits	2016-10-31 11:42:47 -07:00
Wesley W. Terpstra	545154c1c3	groundtest: make it happy with TL2 addressing	2016-10-31 11:42:47 -07:00
Wesley W. Terpstra	9a26cb7ec7	Debug: mark the debug device executable	2016-10-31 11:42:47 -07:00
Wesley W. Terpstra	e9725aea2f	rocketchip: all of the address map now comes from TL2	2016-10-31 11:42:44 -07:00
Wesley W. Terpstra	401fd378b4	rocketchip: include devices from cbus in ConfigString	2016-10-31 11:42:13 -07:00
Wesley W. Terpstra	b68bc449e7	rocket: put a Fragmenter infront of the scratchpad	2016-10-31 11:42:13 -07:00
Wesley W. Terpstra	a73aa351ca	rocketchip: fix all clock crossings	2016-10-31 11:42:13 -07:00
Wesley W. Terpstra	825c253a72	rocketchip: move TL2 and cake pattern into Coreplex	2016-10-31 11:42:13 -07:00
Wesley W. Terpstra	89139a9492	Plic: split constants from variables used in config string	2016-10-31 11:42:13 -07:00
Wesley W. Terpstra	11121b6f4c	rocket: convert scratchpad to TL2	2016-10-31 11:42:13 -07:00
Wesley W. Terpstra	dddb50a942	BuildTiles: convert to LazyTile	2016-10-31 11:42:13 -07:00
Wesley W. Terpstra	f8a0829134	rocketchip: remove clint; it moves into coreplex	2016-10-31 11:42:13 -07:00
Megan Wachs	5090ff945b	DebugModule: Be more paranoid about addressing corner cases.	2016-10-31 11:42:13 -07:00
Wesley W. Terpstra	b99662796d	PLIC: converted to TL2	2016-10-31 11:42:13 -07:00
Wesley W. Terpstra	bddfa4d69b	Debug: make address configurable	2016-10-31 11:42:13 -07:00
Wesley W. Terpstra	c3dacca39a	rocketchip: remove pbus; TL2 has swallowed it completely	2016-10-31 11:42:08 -07:00
Megan Wachs	10d084b9f3	DebugModule: Use the power of RegisterRouter to simplify the DebugROM code.	2016-10-31 11:41:18 -07:00
Wesley W. Terpstra	3df797fcab	rocketchip: replace TL1 MMIO with an example of TL2 MMIO	2016-10-31 11:41:18 -07:00
Wesley W. Terpstra	650f6fb23f	diplomacy: add BlindNodes for use as external ports	2016-10-31 11:41:18 -07:00
Wesley W. Terpstra	0edcd3304a	diplomacy Nodes: leave flipping to the MixedNode implementation	2016-10-31 11:41:18 -07:00
Wesley W. Terpstra	082f338432	diplomacy Nodes: remove useless indirection	2016-10-31 11:41:18 -07:00
Wesley W. Terpstra	ec2d23b8b7	rocketchip: Bundle-slices need access to the outer LazyModule ... We need this change in order for some ports to use parameters that result from LazyModule diplomacy. Now you can eat your cake too!	2016-10-31 11:41:18 -07:00
Wesley W. Terpstra	0ae45d0f24	rocketchip: bundle (=> B) need not be delayed; Module is constructed later	2016-10-31 11:41:18 -07:00
Wesley W. Terpstra	0dbda2f07d	rocketchip: remove obsolete pDevices used during TL1=>2 migration	2016-10-31 11:41:18 -07:00
Megan Wachs	af924d8c51	DebugModule: Instantiate TL2 DebugModule in BaseCoreplex	2016-10-31 11:41:18 -07:00
Megan Wachs	d530ef7236	DebugModule: translate to TL2 with {32,64}-bit XLen width	2016-10-31 11:41:18 -07:00
Howard Mao	f0e9a2a081	Fix PutBlock after Release bug ... There is logic in the broadcast hub to skip the outer acquire if there is an outgoing release, since the data will be written out through the release channel. However, this will cause an issue in the case of PutBlock requests. If the tail beats of the PutBlock show up after the outer release has already been sent, the data will be corrupted. The fix is to make the outer release block if there are pending inner PutBlock beats.	2016-10-28 18:26:34 -07:00
Howard Mao	cb81ea516c	add regression test for put-after-release bug	2016-10-28 18:26:34 -07:00
Howard Mao	fa8844d5c3	properly use rocket MT_ constants in regression tests	2016-10-28 18:26:34 -07:00
Andrew Waterman	e45b41b4b6	Don't rely on SeqMem output after read-enable is low	2016-10-27 23:44:10 -07:00
Howard Mao	900a7bbcf1	add PutAtomic support to width adapter	2016-10-26 09:58:26 -07:00
Jacob Chang	fc5eb7cc64	Fixed AsyncFifo with reset messaging	2016-10-25 16:45:08 -07:00
Megan Wachs	fd2d48acda	lazy_module: If the user actually specifies a name, just use it without appending module name.	2016-10-25 15:58:09 -07:00
Wesley W. Terpstra	a807c922d0	diplomacy: take names from the outermost common node	2016-10-25 15:58:09 -07:00
Wesley W. Terpstra	fee67c4abf	diplomacy: add methods to find {out,in}ner-most common node	2016-10-25 15:58:09 -07:00
Wesley W. Terpstra	67ab27f5a5	diplomacy: guess the LazyModule name from the containing class	2016-10-25 15:58:09 -07:00
Wesley W. Terpstra	4d50733548	tilelink2 ToAXI4: use helper method for a_last (#418)	2016-10-25 10:16:42 -07:00
Wesley W. Terpstra	7dc97674d6	rocketchip: include an socBus between l1tol2 and periphery (#415) ... Sometimes we have high performance devices that go inbetween.	2016-10-24 23:56:09 -07:00
Wesley W. Terpstra	a5ac106bb8	axi4 ToTL: fix decode error arbitration (#417) ... When selecting between error generation on R and real data on R, correctly calculate the R backpressure. This bug manifests when a valid request is immediately followed by an invalid request, wedging the R channel.	2016-10-24 22:15:19 -07:00
Wesley W. Terpstra	4c815f7958	tilelink2 Parameters: fix {contains,supports}Safe (#416) ... When there is only one manager, you still want to know if the address was wrong on the link to that manager!	2016-10-24 20:37:04 -07:00
Wesley W. Terpstra	8bfd6bcd4d	axi4: ensure we accept AR before reporting R (#411)	2016-10-21 21:02:05 -07:00
Colin Schmidt	85f3788ab5	initialize s2_hit to solve #401	2016-10-21 14:53:55 -07:00
Wesley W. Terpstra	7c334e3c34	axi4 ToTL: shorter critical path on Q.bits if errors go first	2016-10-17 01:00:49 -07:00
Wesley W. Terpstra	73010c79a3	axi4 ToTL: handle bad AXI addresses	2016-10-17 00:12:26 -07:00
Wesley W. Terpstra	501d6d689f	axi4: Test ToTL	2016-10-16 22:04:06 -07:00
Wesley W. Terpstra	5a1da63b5a	axi4: prototype ToTL adapter	2016-10-16 22:04:01 -07:00
Wesley W. Terpstra	72e5a97d40	tilelink2: factor out the OH1ToOH function	2016-10-16 22:04:01 -07:00
Wesley W. Terpstra	d09f43c32f	axi4 Bundles: add a size calculation helper ... The old version was wrong. Inverting before the << has a different width. This means you end up with high bits set.	2016-10-16 22:04:01 -07:00
Wesley W. Terpstra	20288729b9	tilelink2 Isolation: cross the valid signals as well ... Refactor the code to be less copy-pasty	2016-10-14 18:28:36 -07:00
Wesley W. Terpstra	680a944f07	regmapper RegisterCrossing: safe AsyncQueues are overkill here	2016-10-14 18:28:31 -07:00
Wesley W. Terpstra	ac0bb841da	AsyncQueue: cope with far reset propagation delay	2016-10-14 18:05:35 -07:00
Wesley W. Terpstra	8f3c2ddfc3	tilelink2 Crossing: these asserts should be done by the AsyncQueue	2016-10-14 16:54:09 -07:00
Wesley W. Terpstra	a82cfb8306	tilelink2: replace addr_hi with address (#397) ... When faced with ambiguous routing of wmask=0, we decided to include all the address bits. Hopefully in most cases the low bits will be optimized away anyway.	2016-10-14 14:09:39 -07:00
Wesley W. Terpstra	4e40f9bb59	tilelink2 Nodes: appease the PC police	2016-10-13 17:02:18 -07:00
Wesley W. Terpstra	54b73aef57	tilelink2: WidthWidget and Fragmenter no longer erase latency	2016-10-13 17:02:18 -07:00
Wesley W. Terpstra	200cf3dd13	tilelink2 Nodes: include some options to test for conformance	2016-10-13 17:02:18 -07:00
Wesley W. Terpstra	5d5b5a66f4	tilelink2 RAMModel: fix a write-bad-data bug	2016-10-13 17:02:17 -07:00
Wesley W. Terpstra	e5a1483358	tilelink2 Fragmenter: eliminate most of the registers on A	2016-10-13 17:02:17 -07:00
Wesley W. Terpstra	99c7003d11	tilelink2: allow preemption of Fragmenter and WidthWidget	2016-10-13 17:02:17 -07:00
Wesley W. Terpstra	b42cfdc9dd	tilelink2 Arbiter: there is only one winner	2016-10-13 17:02:17 -07:00
Wesley W. Terpstra	b6e9b0c558	tilelink2 Arbiter: allow preemption of first beat	2016-10-13 17:02:17 -07:00
Wesley W. Terpstra	0aebf9e341	tilelink2 ToAXI4: no arbitration path register needed	2016-10-13 17:02:17 -07:00
Wesley W. Terpstra	0e897b905f	tilelink2 RegisterRouter: data path register is no longer required	2016-10-13 17:02:17 -07:00
Wesley W. Terpstra	c4eadd3ab3	tilelink2 Monitor: enforce stricter transaction ordering	2016-10-13 17:02:17 -07:00
Wesley W. Terpstra	d8a1163131	tilelink2 Monitor: don't enforce Irrevocable any more	2016-10-13 17:02:17 -07:00
Wesley W. Terpstra	405f66da32	tilelink2 WidthWidget: cope with Decoupled inputs	2016-10-13 17:02:17 -07:00
Wesley W. Terpstra	e2e72ac979	tilelink2 Fragmenter: cope with Decoupled input	2016-10-13 17:02:17 -07:00
Wesley W. Terpstra	023c6402e9	tilelink2: switch to DecoupledIO syntax	2016-10-13 17:02:17 -07:00
Wesley W. Terpstra	4c1c52486b	axi4 Fragmenter: handle more inflight AXI requests than we have space	2016-10-13 15:52:32 -07:00
Wesley W. Terpstra	8005266131	axi4 Fragmenter: refine sideband FSM for case of last fragment	2016-10-13 15:52:32 -07:00
Wesley W. Terpstra	19064e602b	axi4 Fragmenter: align all output accesses ... We promised the output is aligned. Make good on that!	2016-10-13 15:52:27 -07:00
Wesley W. Terpstra	84be93f9f3	axi4 Fragmenter: confirm correct handling of last	2016-10-13 14:01:23 -07:00
Wesley W. Terpstra	1c79a23a8b	axi4 Fragmenter: initialize error response to 0	2016-10-13 13:46:24 -07:00
Wesley W. Terpstra	958af132ba	axi4 Fragmenter: optimize dynamic slave lookup	2016-10-12 17:29:38 -07:00
Wesley W. Terpstra	11169d155c	axi4: add a Buffer to put between nodes	2016-10-12 17:08:52 -07:00
Wesley W. Terpstra	a9a3f7dd4e	tilelink2 RAMModel: include name of test in output	2016-10-12 17:08:52 -07:00
Wesley W. Terpstra	345eefd81b	axi4: include unit tests	2016-10-12 17:08:52 -07:00
Wesley W. Terpstra	a6c6d99848	axi4: prototype Fragmenter	2016-10-12 17:08:49 -07:00
Wesley W. Terpstra	c918aa6d89	axi4: name AdapterNode parameters properly	2016-10-12 17:02:02 -07:00
Wesley W. Terpstra	a423f97844	axi4: parameterized AXI master constraint for aligned access	2016-10-12 17:02:02 -07:00
Wesley W. Terpstra	673cf1fdb5	tilelink2 ToAXI4: must create irrevocable D for now	2016-10-12 17:02:01 -07:00
Wesley W. Terpstra	8e92ac32b7	tilelink2 ToAXI4: we need a Queue on B to guarantee deadlock freedom	2016-10-12 17:02:01 -07:00
Wesley W. Terpstra	38b6c1c820	tilelink2 axi4: RegisterRouter can cut ready dependency	2016-10-12 17:02:01 -07:00
Wesley W. Terpstra	dc26736f32	axi4 tilelink2: include minAlignment and maxAddress in slaves	2016-10-12 17:02:01 -07:00
Wesley W. Terpstra	538437384a	tilelink2 Fragmenter: combine AccessAck errors	2016-10-12 17:02:01 -07:00
Wesley W. Terpstra	4caa543ad7	tilelink2: Fragmenter should not cut Acquire parameters ... The correct response to misuse is to fail a requirement check. Pretending that things are not caches could lead to inconsistency.	2016-10-11 22:38:03 -07:00
Wesley W. Terpstra	6336f94fa2	tilelink2: only caches can support B requests	2016-10-11 22:38:02 -07:00
Wesley W. Terpstra	4a975ca380	tilelink2: add a rightOR to go with our leftOR	2016-10-11 22:38:02 -07:00
Wesley W. Terpstra	b2a5d18e37	diplomacy: simplify address range fragmentation	2016-10-11 22:36:21 -07:00
Wesley W. Terpstra	b0e33f4a39	tilelink2: use TLArbiter in HintHandler	2016-10-10 13:15:28 -07:00
Wesley W. Terpstra	683a2e6785	tilelink2: refactor firstlast helper method	2016-10-10 13:15:28 -07:00
Wesley W. Terpstra	a404cd2abf	tilelink2: use NodeHandle to restore Crossing.node API	2016-10-10 13:15:28 -07:00
Wesley W. Terpstra	876609eb0e	diplomacy: add NodeHandles to support abstraction	2016-10-10 13:15:25 -07:00
Wesley W. Terpstra	97af07eb3e	tilelink2: clarify use of Isolation	2016-10-10 13:13:32 -07:00
Wesley W. Terpstra	76388117bb	regmapper: detect improper reset sequencing in RegisterCrossing	2016-10-10 13:13:32 -07:00
Wesley W. Terpstra	b5f5ef69c1	regmapper: eliminate race condition in RegisterCrossing bypass	2016-10-10 13:13:32 -07:00
Wesley W. Terpstra	f250426728	tilelink2: blow up if the channels carry data when they should not	2016-10-10 13:13:32 -07:00
Wesley W. Terpstra	1b09f1360d	AsyncQueue: adjust register names to match vals	2016-10-10 13:13:32 -07:00
Wesley W. Terpstra	e7f8a7e9ea	AsyncQueue: make it clear that the SyncChain is not Gray specific	2016-10-10 13:13:32 -07:00
Wesley W. Terpstra	52b8121e68	Apply "async_queue: Give names to all the registers which show up in the queue (#390)" ... Adjusted to include names for the new registers. Changes to RegisterCrossing were discarded.	2016-10-10 13:13:31 -07:00
Wesley W. Terpstra	ffb734ac0e	AsyncQueue: disambiguiate the reset_n signal names	2016-10-10 13:13:31 -07:00