Wesley W. Terpstra
|
452bb2fc80
|
dcache fix TinyConfig
|
2016-11-18 19:50:34 -08:00 |
|
Wesley W. Terpstra
|
d1328a6b6f
|
rocketchip: remove most uses of GlobalAddrMap
|
2016-11-18 19:38:02 -08:00 |
|
Henry Cook
|
2976fd84e4
|
[rocket] resolve cde/config conflicts
|
2016-11-18 19:11:34 -08:00 |
|
Henry Cook
|
8b908465e0
|
[tl2] convert NBDcache to TL2 (WIP; compiles but untested)
|
2016-11-18 19:04:06 -08:00 |
|
Henry Cook
|
5f1cc19d71
|
[tl2] fix comment explaining permissions
|
2016-11-18 19:02:17 -08:00 |
|
Henry Cook
|
10112da4e7
|
[tl2] won't need putthrough opcode
|
2016-11-18 19:02:17 -08:00 |
|
Wesley W. Terpstra
|
001d9821bd
|
Merge remote-tracking branch 'origin/master' into tl2-tile
|
2016-11-18 18:19:41 -08:00 |
|
Wesley W. Terpstra
|
5b594ced29
|
Plic: support 0 interrupts gracefully
|
2016-11-18 18:07:44 -08:00 |
|
Wesley W. Terpstra
|
13ec3853ed
|
junctions: get unit tests running again
|
2016-11-18 17:38:46 -08:00 |
|
Wesley W. Terpstra
|
10dd6070ad
|
groundtest: gracefully handle zero uncached ports
|
2016-11-18 17:26:28 -08:00 |
|
Wesley W. Terpstra
|
03bca77b33
|
tilelink2 Metadata: cannot assert data good when !valid
|
2016-11-18 17:16:12 -08:00 |
|
Wesley W. Terpstra
|
be8121eeaf
|
coreplex: fix clock crossing
|
2016-11-18 17:15:57 -08:00 |
|
Wesley W. Terpstra
|
0082d713af
|
coreplex: disable Stateless config until we implement adapter
|
2016-11-18 16:23:16 -08:00 |
|
Wesley W. Terpstra
|
8059d33217
|
groundtest: simplify FancyMemtestConfig for now
|
2016-11-18 16:18:33 -08:00 |
|
Wesley W. Terpstra
|
04b9a68ea6
|
MergedPutRegression: wait for all Puts if tlMaxClientXacts != 3
|
2016-11-18 16:18:33 -08:00 |
|
Wesley W. Terpstra
|
cd19bf65b8
|
regression: fix bad regression that deadlocks SoC with illegal D stall
|
2016-11-18 16:18:33 -08:00 |
|
Wesley W. Terpstra
|
5f7fa3dae5
|
regression: remove illegal test which reuses the same ID
|
2016-11-18 16:18:33 -08:00 |
|
Wesley W. Terpstra
|
a6188efc41
|
rocketchip: break infinite Config loops
|
2016-11-18 16:18:33 -08:00 |
|
Wesley W. Terpstra
|
37a3c22639
|
rocketchip: move from using cde to config
|
2016-11-18 16:18:33 -08:00 |
|
Wesley W. Terpstra
|
40daea2e15
|
util: Config scheme supporting up with ++
|
2016-11-18 16:18:30 -08:00 |
|
Wesley W. Terpstra
|
e5febcfa33
|
rocketchip: there are no more useful parameters to dump
|
2016-11-18 14:31:42 -08:00 |
|
Wesley W. Terpstra
|
30425d1665
|
rocketchip: eliminate all Knobs
|
2016-11-18 14:31:42 -08:00 |
|
Wesley W. Terpstra
|
119ccae9af
|
rocketchip: don't use explicit cde namespace
|
2016-11-18 14:31:42 -08:00 |
|
Richard Xia
|
bab504cc3f
|
Add various granular and composable configs.
|
2016-11-18 11:30:07 -08:00 |
|
Henry Cook
|
5bd343bac8
|
[rocket] d_last && d.fire() => d_done
|
2016-11-17 18:42:59 -08:00 |
|
Henry Cook
|
1ddccb1b33
|
[rocket] add TODO for single cycle ack
|
2016-11-17 18:42:59 -08:00 |
|
Henry Cook
|
94086f2270
|
[tl2] broadcast hub probe port width bugfix
|
2016-11-17 18:42:59 -08:00 |
|
Henry Cook
|
960c2723ab
|
[tl2] MemoryOpCategories: use def to supply Cat'd consts
|
2016-11-17 18:42:59 -08:00 |
|
Wesley W. Terpstra
|
179c93db42
|
tilelink2 broadcast: make it controlled via Config
|
2016-11-17 17:26:49 -08:00 |
|
Wesley W. Terpstra
|
f4ca5ea1f3
|
rocketchip: match simulated memory width to ExtMem.beatBytes
|
2016-11-17 15:40:47 -08:00 |
|
Wesley W. Terpstra
|
12d0d8bea2
|
rocketchip: remove obsolete bus configuration
|
2016-11-17 14:30:15 -08:00 |
|
Wesley W. Terpstra
|
c82b371354
|
rocketchip: remove obsolete TL1 config
|
2016-11-17 14:24:45 -08:00 |
|
Wesley W. Terpstra
|
dfc3a0dafb
|
tilelink2: do not depend on obsolete TL1 configuration
|
2016-11-17 14:07:53 -08:00 |
|
Wesley W. Terpstra
|
8a0ecdaaad
|
groundtest: ComparatorConfig lives again
|
2016-11-17 11:07:49 -08:00 |
|
Henry Cook
|
92e233d596
|
[groundtest] testramaddr constant in package
|
2016-11-16 18:42:56 -08:00 |
|
Henry Cook
|
e1992d7c55
|
[rocket] grant addr bugfix
|
2016-11-16 18:12:06 -08:00 |
|
Henry Cook
|
84f249bd03
|
[rocketchip] BigInt cast
|
2016-11-16 18:11:06 -08:00 |
|
Henry Cook
|
da7ecfd189
|
[rocket] probeack vs probeackdata bugfix
|
2016-11-16 17:27:02 -08:00 |
|
Henry Cook
|
75d4347192
|
[groundtest] runs tests with new coreplex and top
|
2016-11-16 17:05:53 -08:00 |
|
Henry Cook
|
24e3216fcf
|
coreplex: allow zero interrupt sink/sources
|
2016-11-16 16:50:36 -08:00 |
|
Henry Cook
|
479bc82f03
|
tilelink2 Broadcast: improve bufferless throughput
|
2016-11-16 16:50:36 -08:00 |
|
Henry Cook
|
408e78e35e
|
rocketchip Periphery: ExtMem and ExtBus Configs
|
2016-11-16 16:50:30 -08:00 |
|
Henry Cook
|
1f51564577
|
[rocket] dcache probe ack data bugfix
|
2016-11-16 14:25:21 -08:00 |
|
Henry Cook
|
66a2c5544e
|
[rocket] L1D acquire addr bugfix
|
2016-11-16 13:38:52 -08:00 |
|
Henry Cook
|
c5e03c9c76
|
[rocket] dcache release addr bugfix
|
2016-11-16 13:14:51 -08:00 |
|
Wesley W. Terpstra
|
06a7b95d0d
|
tilelink2 broadcast: support bufferless Config
|
2016-11-16 12:25:11 -08:00 |
|
Wesley W. Terpstra
|
3703ed39f7
|
groundtest: PTW needs atomics
|
2016-11-16 12:16:54 -08:00 |
|
Wesley W. Terpstra
|
5d2e637a4a
|
tilelink2 Legacy: uncached TL never needs manager_xact_id
|
2016-11-16 12:16:25 -08:00 |
|
Wesley W. Terpstra
|
10e459fedb
|
rocket: change connection between rocketchip and coreplex
* rtc and dtm are now crossed half-and-half on the two sides
* groundtest no longer uses riscv platform traits
|
2016-11-15 18:27:52 -08:00 |
|
Henry Cook
|
2d68f12115
|
[tl2] give groundtest tile some output nodes
|
2016-11-14 18:09:40 -08:00 |
|