riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

groundtest: simplify FancyMemtestConfig for now

Browse Source
This commit is contained in:
Wesley W. Terpstra 2016-11-18 16:17:28 -08:00
parent 04b9a68ea6
commit 8059d33217
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/groundtest/Configs.scala
View File

@ -38,7 +38,7 @@ class MemtestStatelessConfig extends Config(
// Test ALL the things
class FancyMemtestConfig extends Config(
new WithNGenerators(1, 2) ++ new WithNCores(2) ++ new WithMemtest ++
new WithNMemoryChannels(2) ++ new WithNBanksPerMemChannel(4) ++
new WithNMemoryChannels(1) ++ new WithNBanksPerMemChannel(4) ++ // !!! waiting on Chisel3 support for 2 channels
new WithL2Cache ++ new GroundTestConfig)
class CacheFillTestConfig extends Config(