riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Plic: support 0 interrupts gracefully

Browse Source
This commit is contained in:
Wesley W. Terpstra 2016-11-18 18:07:44 -08:00
parent 13ec3853ed
commit 5b594ced29
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/uncore/devices/Plic.scala
View File

@ -135,7 +135,7 @@ class TLPLIC(supervisor: Boolean, maxPriorities: Int, address: BigInt = 0xC00000
val gateway = Module(new LevelGateway)
gateway.io.interrupt := i
gateway.io.plic
})
} ++ (if (interrupts.isEmpty) Some(Wire(new GatewayPLICIO)) else None))
val priority =
if (nPriorities > 0) Reg(Vec(nDevices+1, UInt(width=log2Up(nPriorities+1))))