Schuyler Eldridge
a42832fc70
Fix fpga_mem_gen for Python 2 and 3 Environments
...
Two quick fixes that enable fpga_mem_gen to work with either Python 2 or
Python 3:
* Change an `xrange` instance to `range`
* Wrap the arguments of a bare `print` in parentheses
2015-06-25 11:03:33 -07:00
Yunsup Lee
70b0f9fd4d
error out for PCWM-L, port width mismatch
2014-09-25 06:50:50 -07:00
Scott Beamer
1a101f8de5
don't use latches on mem ports for fpga
2014-09-25 06:46:21 -07:00
Yunsup Lee
221007595b
allow BACKEND/CONFIG be environment variables
2014-09-17 11:12:08 -07:00
Yunsup Lee
1cfd9f5a0e
add LICENSE
2014-09-12 10:15:04 -07:00
Yunsup Lee
275b72368b
add CONFIG to the name of simulator executable
2014-09-11 22:11:58 -07:00
Yunsup Lee
02c08a156f
generate consts.vh from chisel source
2014-09-10 17:14:55 -07:00
Yunsup Lee
ddfd3ce968
further generalize fpga/vlsi builds
2014-09-08 00:21:57 -07:00
Yunsup Lee
1cb2d1d7b7
initialize all SRAMs to avoid X propagation problem
2014-09-04 11:06:01 -07:00
Yunsup Lee
763c57931b
fix problem introduced with verilog generation in vsim/fsim
2014-09-04 09:49:57 -07:00
Scott Beamer
6c6f5a3843
add verilog target to build without simulator
2014-09-03 17:28:45 -07:00
Yunsup Lee
c03c09ec31
update for rocket-chip release
2014-08-31 20:26:55 -07:00
