riscv/fpga-shells
1
0
Fork 0
Code Releases Activity
6 Commits 2 Branches 0 Tags
b7ee0ab0f04dc3533598d6dbcdef041fb06803fc
Commit Graph
1 Commits
This Branch
This Branch
All Branches
Author SHA1 Message Date
Henry Styles b7ee0ab0f0 fix PCIe vc707 design contraints : PCIe pins and UART RX sync register 2017-09-07 10:41:12 -07:00