This website requires JavaScript.
Explore
Help
Sign In
riscv
/
workstation
Watch
1
Star
0
Fork
0
Code
Issues
Pull Requests
Releases
Wiki
Activity
8
Commits
1
Branch
1
Tag
dfd2d2ac9bd9d7206fe43e9769e407cd17f48216
T
Code
Clone
HTTPS
Tea CLI
Open with VS Code
Open with VSCodium
Open with Intellij IDEA
Download ZIP
Download TAR.GZ
Download BUNDLE
klemens
dfd2d2ac9b
Use new ise virtex-6 parser and set SYNTHESIS verilog constant
2018-06-05 16:10:42 +02:00
freedom
@
2c74ef7f03
Import freedom repos as submodules
2018-06-05 15:11:52 +02:00
freedom-u-sdk
@
0e61cba991
Import freedom repos as submodules
2018-06-05 15:11:52 +02:00
project
/ise
Use new ise virtex-6 parser and set SYNTHESIS verilog constant
2018-06-05 16:10:42 +02:00
src
Import main constraints file
2018-06-05 16:04:27 +02:00
.gitmodules
Import terminal as a submodule
2018-06-05 15:33:43 +02:00
S
Description
RISC-V Linux-Workstation auf dem ML507
332
KiB
0
Stars
1
Watchers
0
Forks
Languages
Verilog
37%
VHDL
36%
Diff
27%