riscv/terminal
2
0
Fork 0
Code Issues Pull Requests Releases Activity
VGA-Terminal für ML507
13 Commits 1 Branch 0 Tags 560 KiB
VHDL 100%
5f47c1327f
Go to file
Klemens Schölhorn 5f47c1327f Enable writing to the terminal buffer on second port 
This adds an explicit terminal_buffer entity to help with the blockram
inference. Both read and write are completely independent, although they
run with the same clock for now.
2018-04-24 21:30:59 +02:00
ipcore_dir Import existing project for displaying images through DVI on the ml507 2017-11-13 04:43:04 +01:00
.gitignore Import existing project for displaying images through DVI on the ml507 2017-11-13 04:43:04 +01:00
clock_source.vhd Import existing project for displaying images through DVI on the ml507 2017-11-13 04:43:04 +01:00
dvi_test.xise Enable writing to the terminal buffer on second port 2018-04-24 21:30:59 +02:00
font_rom.vhd Enable writing to the terminal buffer on second port 2018-04-24 21:30:59 +02:00
font.hex Implement basic ascii framebuffer (read only for now) 2018-01-23 03:02:06 +01:00
i2c_master.vhd Import existing project for displaying images through DVI on the ml507 2017-11-13 04:43:04 +01:00
image_generator.vhd Add basic example image generator 2017-11-23 04:32:27 +01:00
init_ch7301c.ucf Add ch7301c initialization to the main unit 2017-11-23 04:29:45 +01:00
init_ch7301c.vhd Add ch7301c initialization to the main unit 2017-11-23 04:29:45 +01:00
keyboard.vhd Add minimal keyboard controller that counts received bytes 2018-01-10 02:17:29 +01:00
main.ucf Add minimal keyboard controller that counts received bytes 2018-01-10 02:17:29 +01:00
main.vhd Enable writing to the terminal buffer on second port 2018-04-24 21:30:59 +02:00
ps2.vhd Import ps/2 core by Daniel Quintero 2018-01-09 23:57:58 +01:00
terminal_buffer.vhd Enable writing to the terminal buffer on second port 2018-04-24 21:30:59 +02:00
vga_test.vhd Import existing project for displaying images through DVI on the ml507 2017-11-13 04:43:04 +01:00
vga.vhd Enable writing to the terminal buffer on second port 2018-04-24 21:30:59 +02:00