riscv/sifive-blocks
1
0
Fork 0
Code Releases Activity
133 Commits 1 Branch 0 Tags
00fbfb6dd8bd8d52588fc58ab98165ffdc132d17
Commit Graph
2 Commits
This Branch
This Branch
All Branches
Author SHA1 Message Date
Henry StylesandGitHub 6eddf517a3 Merge pull request #9 from sifive/vc707_mig_analog_inout 
Use _chisel3 analog for MIG inout
 2017-04-25 10:18:46 -07:00
Henry Styles b882d6da93 Use _chisel3 analog for MIG inout 2017-04-25 10:15:00 -07:00