riscv/sifive-blocks
1
0
Fork 0
Code Releases Activity
45 Commits 1 Branch 0 Tags
b882d6da934b8a6f0f1780c0cedfaf54ba7701c8
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
Henry Styles b882d6da93 Use _chisel3 analog for MIG inout
2017-04-25 10:15:00 -07:00
src/main/scala
Use _chisel3 analog for MIG inout
2017-04-25 10:15:00 -07:00
vsrc
Initial commit.
2016-11-29 04:08:44 -08:00
.gitignore
Add /target to .gitignore.
2016-11-30 13:29:54 -08:00
LICENSE
Initial commit.
2016-11-29 04:08:44 -08:00
Description
Freedom RTL blocks (https://github.com/sifive/sifive-blocks)
280 KiB
Languages
Scala 99.8%
Verilog 0.2%