| .. |
|
Arbiters.scala
|
Refactor package hierarchy and remove legacy bus protocol implementations (#845)
|
2017-07-07 10:48:16 -07:00 |
|
AsyncBundle.scala
|
Refactor package hierarchy and remove legacy bus protocol implementations (#845)
|
2017-07-07 10:48:16 -07:00 |
|
AsyncQueue.scala
|
Add 1-deep synchronizer register for output of AsyncQueue
|
2017-08-28 17:18:54 -07:00 |
|
AsyncResetReg.scala
|
synchronizers: New chisel ways of cloning type and use simpler lambda function
|
2017-08-30 12:11:14 -07:00 |
|
Broadcaster.scala
|
Refactor package hierarchy and remove legacy bus protocol implementations (#845)
|
2017-07-07 10:48:16 -07:00 |
|
ClockDivider.scala
|
Refactor package hierarchy and remove legacy bus protocol implementations (#845)
|
2017-07-07 10:48:16 -07:00 |
|
Counters.scala
|
Refactor package hierarchy and remove legacy bus protocol implementations (#845)
|
2017-07-07 10:48:16 -07:00 |
|
CRC.scala
|
Refactor package hierarchy and remove legacy bus protocol implementations (#845)
|
2017-07-07 10:48:16 -07:00 |
|
Crossing.scala
|
util: delete old long-deprecated crossing code
|
2017-10-26 13:58:52 -07:00 |
|
ECC.scala
|
rocket: base trait for reporting ecc errors
|
2017-09-21 14:58:47 -07:00 |
|
Frequency.scala
|
Refactor package hierarchy and remove legacy bus protocol implementations (#845)
|
2017-07-07 10:48:16 -07:00 |
|
GeneratorUtils.scala
|
generator: create annotation file
|
2017-10-10 23:23:06 -07:00 |
|
GenericParameterizedBundle.scala
|
Refactor package hierarchy and remove legacy bus protocol implementations (#845)
|
2017-07-07 10:48:16 -07:00 |
|
HellaQueue.scala
|
Refactor package hierarchy and remove legacy bus protocol implementations (#845)
|
2017-07-07 10:48:16 -07:00 |
|
HeterogeneousBag.scala
|
diplomacy: API beautification
|
2017-09-22 15:01:42 -07:00 |
|
IdentityModule.scala
|
util: add the IdentityModule, useful to dedup wires
|
2017-09-07 16:03:35 -07:00 |
|
LatencyPipe.scala
|
Refactor package hierarchy and remove legacy bus protocol implementations (#845)
|
2017-07-07 10:48:16 -07:00 |
|
LCG.scala
|
Refactor package hierarchy and remove legacy bus protocol implementations (#845)
|
2017-07-07 10:48:16 -07:00 |
|
Misc.scala
|
rocket: don't remove ports on top module
|
2017-10-10 21:28:59 -07:00 |
|
MultiWidthFifo.scala
|
Refactor package hierarchy and remove legacy bus protocol implementations (#845)
|
2017-07-07 10:48:16 -07:00 |
|
package.scala
|
util: add Option.unzip
|
2017-09-25 12:06:31 -07:00 |
|
PlusArg.scala
|
Refactor package hierarchy and remove legacy bus protocol implementations (#845)
|
2017-07-07 10:48:16 -07:00 |
|
PositionalMultiQueue.scala
|
Refactor package hierarchy and remove legacy bus protocol implementations (#845)
|
2017-07-07 10:48:16 -07:00 |
|
Property.scala
|
Add Cross Cover Property Library (#1149)
|
2017-12-07 18:46:10 -08:00 |
|
PSDTestMode.scala
|
test_mode_reset: use a cleaner interface with bundles and options instead of individual signals
|
2017-09-15 12:30:39 -07:00 |
|
RationalCrossing.scala
|
RationalCrossing: use ShiftQueues
|
2017-09-07 16:03:34 -07:00 |
|
ReduceOthers.scala
|
Refactor package hierarchy and remove legacy bus protocol implementations (#845)
|
2017-07-07 10:48:16 -07:00 |
|
ReorderQueue.scala
|
Refactor package hierarchy and remove legacy bus protocol implementations (#845)
|
2017-07-07 10:48:16 -07:00 |
|
Repeater.scala
|
Refactor package hierarchy and remove legacy bus protocol implementations (#845)
|
2017-07-07 10:48:16 -07:00 |
|
Replacement.scala
|
Make PseudoLRU policy support non-power-of-2 sizes
|
2017-11-01 01:47:23 -07:00 |
|
ResetCatchAndSync.scala
|
test_mode_reset: Correct some gender issues. Tie off signals in the test harness
|
2017-09-15 16:36:35 -07:00 |
|
ROMGenerator.scala
|
tilelink: add mask rom
|
2017-07-31 21:34:04 -07:00 |
|
ShiftQueue.scala
|
ShiftQueue: added a helper object
|
2017-09-07 16:03:34 -07:00 |
|
ShiftReg.scala
|
Support SynchronizerShiftReg(sync = 0)
|
2017-09-20 00:05:07 -07:00 |
|
Timer.scala
|
Refactor package hierarchy and remove legacy bus protocol implementations (#845)
|
2017-07-07 10:48:16 -07:00 |
