| .. |
|
arbiter.scala
|
Use HeaderlessTileLinkIO
|
2015-04-13 15:58:10 -07:00 |
|
btb.scala
|
Use UInt instead of Vec[Bool]
|
2015-07-31 04:59:45 -07:00 |
|
consts.scala
|
Chisel3 compatibility: use BitPat for don't-cares
|
2015-07-28 02:48:49 -07:00 |
|
csr.scala
|
Chisel3 compatibility potpourri
|
2015-07-30 23:53:02 -07:00 |
|
decode.scala
|
Use Seq, not Iterable, when traversal order matters
|
2015-07-29 00:24:58 -07:00 |
|
dpath_alu.scala
|
Chisel3 compatibility: use BitPat for don't-cares
|
2015-07-28 02:48:49 -07:00 |
|
fpu.scala
|
Chisel3 compatibility potpourri
|
2015-07-30 23:53:02 -07:00 |
|
icache.scala
|
Chisel3 compatibility potpourri
|
2015-07-30 23:53:02 -07:00 |
|
idecode.scala
|
Chisel3 compatibility: use BitPat for don't-cares
|
2015-07-28 02:48:49 -07:00 |
|
instructions.scala
|
Chisel3 compatibility: use BitPat for don't-cares
|
2015-07-28 02:48:49 -07:00 |
|
multiplier.scala
|
Chisel3 compatibility: use BitPat for don't-cares
|
2015-07-28 02:48:49 -07:00 |
|
nbdcache.scala
|
Add Wire() wrap
|
2015-07-15 20:24:18 -07:00 |
|
package.scala
|
Update to privileged architecture 1.7
|
2015-05-19 02:32:21 -07:00 |
|
ptw.scala
|
Chisel3 compatibility potpourri
|
2015-07-30 23:53:02 -07:00 |
|
rocc.scala
|
Chisel3 compatibility changes
|
2015-07-27 12:42:20 -07:00 |
|
rocket.scala
|
new junctions repo has mem size constants
|
2015-07-29 18:05:54 -07:00 |
|
tile.scala
|
Refactor pipeline RTL (merge ctrl + dpath into rocket)
|
2015-07-21 17:10:56 -07:00 |
|
tlb.scala
|
Chisel3 compatibility potpourri
|
2015-07-30 23:53:02 -07:00 |
|
util.scala
|
Use Seq, not Iterable, when traversal order matters
|
2015-07-29 00:24:58 -07:00 |
