1
0
Commit Graph

5553 Commits

Author SHA1 Message Date
c80ee06472 rocketchip: configString is a lazy property of outer 2016-11-22 17:27:58 -08:00
5f3fb64ef0 Per ABI, only x1 and x5 should be treated as function returns
We were doing so for x3 and x7, as well, which could reduce performance
for compilers that happen to perform indirect jumps via t2 (x7).
2016-11-22 12:01:05 -08:00
42b40130e2 Merge pull request #443 from ucb-bar/tl2-tlb
Tl2 tlb
2016-11-21 22:00:30 -08:00
3d644b943c coreplex: configString is a property of the RISCVPlatform 2016-11-21 21:13:26 -08:00
e8be365b5d rocketchip: remove GlobalAddrMap completely 2016-11-21 21:13:26 -08:00
5fe107bb07 rocket: pass scratchpad address to block dcache 2016-11-21 21:13:26 -08:00
c18bc07bbc TLB: determine RWX from TL2 properties directly 2016-11-21 21:13:26 -08:00
3d1a7bd6d3 travis: build verilator and toolchain as part of install 2016-11-21 21:13:26 -08:00
ea3ec89676 travis: split RocketSuite into three smaller tests suites 2016-11-21 21:13:23 -08:00
1577deb324 travis: delete oldest caches; not newest 2016-11-21 21:10:29 -08:00
94cc1efadc Merge pull request #440 from ucb-bar/tl2-tile
TL2 take-over of the L1
2016-11-20 20:44:59 -08:00
28c6be90ab [rocket] require refillcycesperbeat == 1 and remove flowthroughserializer 2016-11-20 19:36:51 -08:00
ff9b5bf8fc [rocket] nbdcache release bugfix 2016-11-20 19:07:06 -08:00
e68795421a remove L2 regressions for now 2016-11-19 20:11:20 -08:00
3f47d5b5eb [rocket] re-enable working NBDcache (passes Tracegen) 2016-11-19 19:19:16 -08:00
c31b41a7ac [tl2] add grant finisher comment 2016-11-19 19:16:43 -08:00
9dd12545d0 [Rocket] Send correct type for iomshr reqs
Also contain grow param bugfix
2016-11-19 19:04:06 -08:00
32a1c27441 rocket: disable nbdcache until it's fully ported 2016-11-18 19:55:24 -08:00
452bb2fc80 dcache fix TinyConfig 2016-11-18 19:50:34 -08:00
d1328a6b6f rocketchip: remove most uses of GlobalAddrMap 2016-11-18 19:38:02 -08:00
2976fd84e4 [rocket] resolve cde/config conflicts 2016-11-18 19:11:34 -08:00
8b908465e0 [tl2] convert NBDcache to TL2 (WIP; compiles but untested) 2016-11-18 19:04:06 -08:00
5f1cc19d71 [tl2] fix comment explaining permissions 2016-11-18 19:02:17 -08:00
10112da4e7 [tl2] won't need putthrough opcode 2016-11-18 19:02:17 -08:00
001d9821bd Merge remote-tracking branch 'origin/master' into tl2-tile 2016-11-18 18:19:41 -08:00
5b594ced29 Plic: support 0 interrupts gracefully 2016-11-18 18:07:44 -08:00
13ec3853ed junctions: get unit tests running again 2016-11-18 17:38:46 -08:00
10dd6070ad groundtest: gracefully handle zero uncached ports 2016-11-18 17:26:28 -08:00
03bca77b33 tilelink2 Metadata: cannot assert data good when !valid 2016-11-18 17:16:12 -08:00
be8121eeaf coreplex: fix clock crossing 2016-11-18 17:15:57 -08:00
0082d713af coreplex: disable Stateless config until we implement adapter 2016-11-18 16:23:16 -08:00
8059d33217 groundtest: simplify FancyMemtestConfig for now 2016-11-18 16:18:33 -08:00
04b9a68ea6 MergedPutRegression: wait for all Puts if tlMaxClientXacts != 3 2016-11-18 16:18:33 -08:00
cd19bf65b8 regression: fix bad regression that deadlocks SoC with illegal D stall 2016-11-18 16:18:33 -08:00
5f7fa3dae5 regression: remove illegal test which reuses the same ID 2016-11-18 16:18:33 -08:00
a6188efc41 rocketchip: break infinite Config loops 2016-11-18 16:18:33 -08:00
37a3c22639 rocketchip: move from using cde to config 2016-11-18 16:18:33 -08:00
40daea2e15 util: Config scheme supporting up with ++ 2016-11-18 16:18:30 -08:00
e5febcfa33 rocketchip: there are no more useful parameters to dump 2016-11-18 14:31:42 -08:00
30425d1665 rocketchip: eliminate all Knobs 2016-11-18 14:31:42 -08:00
119ccae9af rocketchip: don't use explicit cde namespace 2016-11-18 14:31:42 -08:00
87cbd5c893 Merge pull request #439 from ucb-bar/add-chip-configs
Add various granular configs.
2016-11-18 12:12:50 -08:00
bab504cc3f Add various granular and composable configs. 2016-11-18 11:30:07 -08:00
5bd343bac8 [rocket] d_last && d.fire() => d_done 2016-11-17 18:42:59 -08:00
1ddccb1b33 [rocket] add TODO for single cycle ack 2016-11-17 18:42:59 -08:00
94086f2270 [tl2] broadcast hub probe port width bugfix 2016-11-17 18:42:59 -08:00
960c2723ab [tl2] MemoryOpCategories: use def to supply Cat'd consts 2016-11-17 18:42:59 -08:00
179c93db42 tilelink2 broadcast: make it controlled via Config 2016-11-17 17:26:49 -08:00
f4ca5ea1f3 rocketchip: match simulated memory width to ExtMem.beatBytes 2016-11-17 15:40:47 -08:00
12d0d8bea2 rocketchip: remove obsolete bus configuration 2016-11-17 14:30:15 -08:00