1
0
rocket-chip/src/main/scala/coreplex/Coreplex.scala

44 lines
1.4 KiB
Scala
Raw Normal View History

package coreplex
import Chisel._
import config._
import junctions._
2016-10-28 00:34:37 +02:00
import diplomacy._
import uncore.tilelink._
2016-10-28 00:34:37 +02:00
import uncore.tilelink2._
import uncore.util._
import util._
import rocket._
/////
2016-10-28 00:34:37 +02:00
class DefaultCoreplex(implicit p: Parameters) extends BaseCoreplex
with CoreplexRISCVPlatform
with RocketTiles {
override lazy val module = new DefaultCoreplexModule(this, () => new DefaultCoreplexBundle(this))
2016-09-03 02:45:08 +02:00
}
class DefaultCoreplexBundle[+L <: DefaultCoreplex](_outer: L) extends BaseCoreplexBundle(_outer)
with CoreplexRISCVPlatformBundle
with RocketTilesBundle
class DefaultCoreplexModule[+L <: DefaultCoreplex, +B <: DefaultCoreplexBundle[L]](_outer: L, _io: () => B) extends BaseCoreplexModule(_outer, _io)
with CoreplexRISCVPlatformModule
with RocketTilesModule
2016-09-22 01:54:35 +02:00
/////
2016-10-28 00:34:37 +02:00
class MultiClockCoreplex(implicit p: Parameters) extends BaseCoreplex
2016-11-19 02:15:57 +01:00
with CoreplexRISCVPlatform
with AsyncRocketTiles {
override lazy val module = new MultiClockCoreplexModule(this, () => new MultiClockCoreplexBundle(this))
2016-09-22 01:54:35 +02:00
}
class MultiClockCoreplexBundle[+L <: MultiClockCoreplex](_outer: L) extends BaseCoreplexBundle(_outer)
2016-11-19 02:15:57 +01:00
with CoreplexRISCVPlatformBundle
with AsyncRocketTilesBundle
2016-09-22 01:54:35 +02:00
class MultiClockCoreplexModule[+L <: MultiClockCoreplex, +B <: MultiClockCoreplexBundle[L]](_outer: L, _io: () => B) extends BaseCoreplexModule(_outer, _io)
2016-11-19 02:15:57 +01:00
with CoreplexRISCVPlatformModule
with AsyncRocketTilesModule