1
0
rocket-chip/vsim/Makefile

36 lines
914 B
Makefile
Raw Normal View History

2014-09-01 05:26:55 +02:00
#=======================================================================
# Makefile for Verilog simulation w/ VCS
#-----------------------------------------------------------------------
# Yunsup Lee (yunsup@cs.berkeley.edu)
#
# This makefile will build a rtl simulator and run various tests to
# verify proper functionality.
#
default: all
base_dir = $(abspath ..)
generated_dir = $(abspath ./generated-src)
2014-09-08 09:21:57 +02:00
mem_gen = $(base_dir)/vsim/vlsi_mem_gen
2014-09-01 05:26:55 +02:00
sim_dir = .
output_dir = $(sim_dir)/output
BACKEND ?= v
2016-05-25 20:08:11 +02:00
CONFIG ?= DefaultConfig
TB ?= TestDriver
2014-09-08 09:21:57 +02:00
include $(base_dir)/Makefrag
include $(sim_dir)/Makefrag
ifneq ($(filter run% %.run %.out %.vpd %.vcd,$(MAKECMDGOALS)),)
-include $(generated_dir)/$(MODEL).$(CONFIG).d
endif
include $(base_dir)/vsim/Makefrag-verilog
2014-09-01 05:26:55 +02:00
all: $(simv)
debug: $(simv_debug)
2014-09-01 05:26:55 +02:00
clean:
rm -rf $(junk) simv* csrc *.key DVE* *.h *.a *.daidir $(generated_dir)
.PHONY: default all debug clean