1
0
rocket-chip/rocket/src/main/scala/core.scala

47 lines
936 B
Scala
Raw Normal View History

package rocket
import Chisel._
import Util._
2013-11-08 00:42:03 +01:00
import uncore.HTIFIO
case object FPUParams extends Field[PF]
case object BuildFPU extends Field[Option[() => FPU]]
class RocketIO extends Bundle
{
val host = new HTIFIO
val imem = new CPUFrontendIO
val dmem = new HellaCacheIO
val ptw = new DatapathPTWIO().flip
2013-09-15 00:31:50 +02:00
val rocc = new RoCCInterface().flip
}
class Core extends Module
{
val io = new RocketIO
2011-11-09 23:52:17 +01:00
val ctrl = Module(new Control)
2013-08-12 19:39:11 +02:00
val dpath = Module(new Datapath)
if (!params(BuildFPU).isEmpty) {
val p = Some(params.alter(params(FPUParams)))
val fpu = Module(params(BuildFPU).get())(p)
2013-09-15 00:31:50 +02:00
dpath.io.fpu <> fpu.io.dpath
ctrl.io.fpu <> fpu.io.ctrl
}
2013-09-15 00:31:50 +02:00
ctrl.io.dpath <> dpath.io.ctrl
dpath.io.host <> io.host
ctrl.io.imem <> io.imem
dpath.io.imem <> io.imem
ctrl.io.dmem <> io.dmem
dpath.io.dmem <> io.dmem
2011-11-09 23:52:17 +01:00
dpath.io.ptw <> io.ptw
2013-09-15 00:31:50 +02:00
ctrl.io.rocc <> io.rocc
dpath.io.rocc <> io.rocc
}