1
0
rocket-chip/rocket/src/main/scala/arbiter.scala

56 lines
1.8 KiB
Scala
Raw Normal View History

2014-09-13 03:06:41 +02:00
// See LICENSE for license details.
package rocket
2012-10-08 05:15:54 +02:00
import Chisel._
import uncore._
2015-10-22 03:18:32 +02:00
import cde.{Parameters, Field}
2015-10-06 06:48:05 +02:00
class HellaCacheArbiter(n: Int)(implicit p: Parameters) extends Module
{
2012-11-06 08:52:32 +01:00
val io = new Bundle {
2015-09-12 00:43:07 +02:00
val requestor = Vec(new HellaCacheIO, n).flip
val mem = new HellaCacheIO
2012-11-06 08:52:32 +01:00
}
2013-08-16 00:28:15 +02:00
val r_valid = io.requestor.map(r => Reg(next=r.req.valid))
io.mem.req.valid := io.requestor.map(_.req.valid).reduce(_||_)
io.requestor(0).req.ready := io.mem.req.ready
for (i <- 1 until n)
io.requestor(i).req.ready := io.requestor(i-1).req.ready && !io.requestor(i-1).req.valid
io.mem.req.bits := io.requestor(n-1).req.bits
2013-08-12 19:39:11 +02:00
io.mem.req.bits.tag := Cat(io.requestor(n-1).req.bits.tag, UInt(n-1, log2Up(n)))
for (i <- n-2 to 0 by -1) {
val req = io.requestor(i).req
when (req.valid) {
io.mem.req.bits.cmd := req.bits.cmd
io.mem.req.bits.typ := req.bits.typ
io.mem.req.bits.addr := req.bits.addr
io.mem.req.bits.phys := req.bits.phys
2013-08-12 19:39:11 +02:00
io.mem.req.bits.tag := Cat(req.bits.tag, UInt(i, log2Up(n)))
}
when (r_valid(i)) {
io.mem.req.bits.kill := req.bits.kill
io.mem.req.bits.data := req.bits.data
}
}
for (i <- 0 until n) {
val resp = io.requestor(i).resp
2013-08-12 19:39:11 +02:00
val tag_hit = io.mem.resp.bits.tag(log2Up(n)-1,0) === UInt(i)
resp.valid := io.mem.resp.valid && tag_hit
io.requestor(i).xcpt := io.mem.xcpt
2013-09-15 07:34:53 +02:00
io.requestor(i).ordered := io.mem.ordered
resp.bits := io.mem.resp.bits
resp.bits.tag := io.mem.resp.bits.tag >> log2Up(n)
resp.bits.nack := io.mem.resp.bits.nack && tag_hit
resp.bits.replay := io.mem.resp.bits.replay && tag_hit
io.requestor(i).replay_next.valid := io.mem.replay_next.valid &&
2014-03-05 01:32:17 +01:00
io.mem.replay_next.bits(log2Up(n)-1,0) === UInt(i)
io.requestor(i).replay_next.bits := io.mem.replay_next.bits >> log2Up(n)
}
}