Logo
Explore Help
Sign In
riscv/fpga-shells
Watch 1
Star 0
Fork 0
Code Releases Activity
29 Commits 2 Branches 0 Tags
e1bfb751880aaf52c63bc5f6f1192f37fe6756e3
Commit Graph
5 Commits
Author SHA1 Message Date
Henry Styles e1bfb75188 VC707 Shell : Make DDR and PCIe optional, mixed into Shell with traits. Also add MMCM to provide 65Mhz (and multiples) clock 2017-11-01 14:23:07 -07:00
Wesley W. TerpstraandGitHub 65ac5d4588 xilinxVC707mig: convert to the island pattern (#12) 2017-10-26 16:38:52 -07:00
Wesley W. TerpstraandGitHub 4af0552374 diplomacy: update to new API (#7) 2017-09-27 16:32:43 -07:00
Henry Styles 9f75e6eb59 Support both 4G and 1GB DIMM configuration for VC707
Generate IP TCL and MIG projects from the Chisel blackboxes
2017-09-08 15:52:53 -07:00
Shreesha Srinath ab8cf0775f Initial commit for fpga-shells 2017-08-16 11:23:45 -07:00
Powered by Gitea Version: 1.27.1 Page: 41ms Template: 7ms
Dark
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API