riscv/fpga-shells
1
0
Fork 0
Code Releases Activity

TLToAXI4: remove now unnecessary argument (#10)

Browse Source
This commit is contained in:
Wesley W. Terpstra 2017-10-12 14:37:21 -07:00 committed by GitHub
parent 66e5ac2e9e
commit d8e50c7646
2 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/devices/xilinx/xilinxvc707mig/XilinxVC707MIG.scala
View File

@ -41,7 +41,7 @@ class XilinxVC707MIG(c : XilinxVC707MIGParams)(implicit p: Parameters) extends L
beatBytes = 8))) beatBytes = 8)))
val xing = LazyModule(new TLAsyncCrossing) val xing = LazyModule(new TLAsyncCrossing)
val toaxi4 = LazyModule(new TLToAXI4(beatBytes = 8, adapterName = Some("mem"), stripBits = 1)) val toaxi4 = LazyModule(new TLToAXI4(adapterName = Some("mem"), stripBits = 1))
val indexer = LazyModule(new AXI4IdIndexer(idBits = 4)) val indexer = LazyModule(new AXI4IdIndexer(idBits = 4))
val deint = LazyModule(new AXI4Deinterleaver(p(CacheBlockBytes))) val deint = LazyModule(new AXI4Deinterleaver(p(CacheBlockBytes)))
val yank = LazyModule(new AXI4UserYanker) val yank = LazyModule(new AXI4UserYanker)

4
src/main/scala/devices/xilinx/xilinxvc707pciex1/XilinxVC707PCIeX1.scala
View File

@ -33,14 +33,14 @@ class XilinxVC707PCIeX1(implicit p: Parameters) extends LazyModule {
AXI4UserYanker()( AXI4UserYanker()(
AXI4Deinterleaver(p(CacheBlockBytes))( AXI4Deinterleaver(p(CacheBlockBytes))(
AXI4IdIndexer(idBits=4)( AXI4IdIndexer(idBits=4)(
TLToAXI4(beatBytes=8, adapterName = Some("pcie-slave"))( TLToAXI4(adapterName = Some("pcie-slave"))(
TLAsyncCrossingSink()( TLAsyncCrossingSink()(
slave)))))) slave))))))
axi_to_pcie_x1.control := axi_to_pcie_x1.control :=
AXI4Buffer()( AXI4Buffer()(
AXI4UserYanker(capMaxFlight = Some(2))( AXI4UserYanker(capMaxFlight = Some(2))(
TLToAXI4(beatBytes=4)( TLToAXI4()(
TLFragmenter(4, p(CacheBlockBytes))( TLFragmenter(4, p(CacheBlockBytes))(
TLAsyncCrossingSink()( TLAsyncCrossingSink()(
control))))) control)))))