|
|
1116ec8a50
|
Add top modules and pin constraints for the two ALU CPLDs
|
2018-07-26 21:44:35 +02:00 |
|
|
|
e1a3ab745c
|
Ad test bench for the computer control logic
|
2018-05-31 22:31:15 +02:00 |
|
|
|
c1e2d4f4e1
|
Add more overflow ADD and SUB tests
|
2018-04-26 20:10:36 +02:00 |
|
|
|
a1bebb977e
|
Fix INC and DEC by specifying if alu is the first one
If it is not the first, only increment or decrement when carry or
borrow is set.
|
2018-04-26 20:09:04 +02:00 |
|
|
|
fdedf7b657
|
Add tests for INC and DEC
|
2018-04-26 20:08:16 +02:00 |
|
|
|
091884bab2
|
Add toy alu with initial testbench
|
2018-03-09 01:52:19 +01:00 |
|
