Logo
Explore Help
Sign In
riscv/workstation
1
0
Fork 0
You've already forked workstation
Code Issues Pull Requests Releases Wiki Activity
9 Commits 1 Branch 1 Tag
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
Klemens Schölhorn ce76d77699 Add missing module to the ISE project and ignore generated MIG-Core
2018-06-05 17:15:48 +02:00
freedom @ 2c74ef7f03
Import freedom repos as submodules
2018-06-05 15:11:52 +02:00
freedom-u-sdk @ 0e61cba991
Import freedom repos as submodules
2018-06-05 15:11:52 +02:00
project/ise
Add missing module to the ISE project and ignore generated MIG-Core
2018-06-05 17:15:48 +02:00
src
Import main constraints file
2018-06-05 16:04:27 +02:00
.gitmodules
Import terminal as a submodule
2018-06-05 15:33:43 +02:00
Description
RISC-V Linux-Workstation auf dem ML507
332 KiB
Languages
Verilog 37%
VHDL 36%
Diff 27%
Powered by Gitea Version: 1.23.7 Page: 153ms Template: 22ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API