Logo
Explore Help
Sign In
riscv/rocket-chip
Watch 1
Star 0
Fork 0
Code Releases Activity
Files
dedf396915931626f33c5928c6b3d0247c655ea4
rocket-chip/src/main/scala/coreplex
T
History
Wesley W. Terpstra 8781d2b2e7 diplomacy: provide a val name for all LazyModule constructions
2017-12-01 11:28:21 -08:00
..
BaseCoreplex.scala
DTS: collect common DTS nodes and move timebase-frequency to cores
2017-11-20 18:09:57 -08:00
Configs.scala
coreplex: fix typo (#1104)
2017-11-10 15:11:56 -08:00
CrossingWrapper.scala
diplomacy: provide a val name for all LazyModule constructions
2017-12-01 11:28:21 -08:00
FrontBus.scala
FrontBus: automatically disappear when not used
2017-12-01 11:26:59 -08:00
InterruptBus.scala
coreplex: attach example external interrupts (#1076)
2017-10-27 01:12:42 -07:00
MemoryBus.scala
diplomacy: use new node style chaining
2017-10-28 11:34:16 -07:00
PeripheryBus.scala
PeripheryBus: automatically disappear when not used
2017-12-01 11:26:59 -08:00
Ports.scala
coreplex: allow MMIO to be misaligned (#1103)
2017-11-10 15:12:28 -08:00
ResetVector.scala
tile: remove global Field ResetVectorBits
2017-09-08 14:50:59 -07:00
RocketCoreplex.scala
coreplex: provide correct bus-width for ITIM blockers
2017-11-18 14:32:37 -08:00
RTC.scala
diplomacy: change API to auto-create node bundles => cross-module refs
2017-09-22 15:01:39 -07:00
SystemBus.scala
PeripheryBus: automatically disappear when not used
2017-12-01 11:26:59 -08:00
Powered by Gitea Version: 1.27.3 Page: 34ms Template: 4ms
Dark
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API