1
0
Fork 0
rocket-chip/src/main/scala
Wesley W. Terpstra dcfbdabe60 CacheCork: better document edge conditions 2018-02-15 19:14:30 -08:00
..
amba Error device: require explicit control of atomic and transfer sizes 2017-12-08 13:41:09 -08:00
config config: remove deprecated Parameters.root 2018-01-30 11:52:44 -08:00
coreplex Explicitly name PlusArg serializers as *_cHeader 2018-01-15 17:00:12 -05:00
devices Error: don't be an exception wrt. caching 2018-02-14 23:02:55 -08:00
diplomacy diplomacy: run user instantiate() method after nodes are initialized (#1198) 2018-01-18 14:57:47 -08:00
groundtest tile: BaseTileModule => BaseTileModuleImp 2018-01-02 17:55:54 -08:00
interrupts diplomacy: provide a val name for all LazyModule constructions 2017-12-01 11:28:21 -08:00
jtag JTAG: Use new withClock way of overriding clocks (#1072) 2018-01-17 13:59:05 -08:00
regmapper RegFieldDesc: Clean up both descriptions and JSON presentations 2018-02-11 23:57:57 -08:00
rocket HellaCache: we do NOT really support probe below the block size! 2018-02-15 19:08:43 -08:00
system Add in a SimJTAG to connect to OpenOCD's remote-bitbang interface. 2018-01-05 16:02:52 -08:00
tile Add PLIC covers (#1229) 2018-02-06 17:33:33 -08:00
tilelink CacheCork: better document edge conditions 2018-02-15 19:14:30 -08:00
unittest Emit plusArgs for unit tests 2018-01-15 17:54:40 -05:00
util Merge branch 'master' into auto-plusargs 2018-02-06 18:38:44 -08:00