1
0
Fork 0
rocket-chip/src/main/scala/coreplex
Schuyler Eldridge 09c1d034fa Explicitly name PlusArg serializers as *_cHeader
Signed-off-by: Schuyler Eldridge <schuyler.eldridge@gmail.com>
2018-01-15 17:00:12 -05:00
..
BaseCoreplex.scala Explicitly name PlusArg serializers as *_cHeader 2018-01-15 17:00:12 -05:00
Configs.scala tile: BaseTile refactor, pt 1 2017-12-26 11:04:15 -08:00
CrossingWrapper.scala diplomacy: remove the :=? operator in favour of magic :*=* (#1139) 2017-12-01 18:28:37 -08:00
FrontBus.scala diplomacy: remove the :=? operator in favour of magic :*=* (#1139) 2017-12-01 18:28:37 -08:00
HasTiles.scala coreplex: dontTouch the tile_inputs wire 2018-01-05 12:47:41 -08:00
InterruptBus.scala coreplex: attach example external interrupts (#1076) 2017-10-27 01:12:42 -07:00
MemoryBus.scala diplomacy: use new node style chaining 2017-10-28 11:34:16 -07:00
PeripheryBus.scala diplomacy: remove the :=? operator in favour of magic :*=* (#1139) 2017-12-01 18:28:37 -08:00
Ports.scala coreplex: fix TL MMIO port example 2018-01-05 12:29:47 +01:00
RTC.scala diplomacy: change API to auto-create node bundles => cross-module refs 2017-09-22 15:01:39 -07:00
ResetVector.scala tile: remove global Field ResetVectorBits 2017-09-08 14:50:59 -07:00
RocketCoreplex.scala tile: disable more monitors on slave port 2018-01-08 18:42:25 -08:00
SystemBus.scala diplomacy: remove the :=? operator in favour of magic :*=* (#1139) 2017-12-01 18:28:37 -08:00