1
0
Fork 0
rocket-chip/src/main/scala
Jacob Chang f4853c4f63
Add cover properties to Core CSRs (#1212)
2018-01-30 00:01:19 -08:00
..
amba Error device: require explicit control of atomic and transfer sizes 2017-12-08 13:41:09 -08:00
config config: fix warning 2017-09-22 14:58:36 -07:00
coreplex Merge pull request #1177 from freechipsproject/dont-touch-2 2018-01-09 15:13:55 -08:00
devices Merge remote-tracking branch 'origin/master' into refactored_rbb 2018-01-08 09:11:27 -08:00
diplomacy diplomacy: run user instantiate() method after nodes are initialized (#1198) 2018-01-18 14:57:47 -08:00
groundtest tile: BaseTileModule => BaseTileModuleImp 2018-01-02 17:55:54 -08:00
interrupts diplomacy: provide a val name for all LazyModule constructions 2017-12-01 11:28:21 -08:00
jtag JTAG: Use new withClock way of overriding clocks (#1072) 2018-01-17 13:59:05 -08:00
regmapper Add cover points to registers (#1208) 2018-01-24 21:37:24 -08:00
rocket Add cover properties to Core CSRs (#1212) 2018-01-30 00:01:19 -08:00
system Add in a SimJTAG to connect to OpenOCD's remote-bitbang interface. 2018-01-05 16:02:52 -08:00
tile Add some covers for FPU structural hazards 2018-01-23 16:32:03 -08:00
tilelink SourceShrinker improvements (#1197) 2018-01-17 18:02:19 -08:00
unittest unittest: add an API for describing LazyModule unit tests 2017-12-01 11:26:59 -08:00
util ResetCatchAndSync: work also in the context of a RawModule (#1202) 2018-01-19 19:45:52 -08:00